Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

35 results about "N-vector" patented technology

The n-vector representation (also called geodetic normal or ellipsoid normal vector) is a three-parameter non-singular representation well-suited for replacing latitude and longitude as horizontal position representation in mathematical calculations and computer algorithms.

Modularization phase coherent multichannel signal generating device based on PXI bus

A modularization phase coherent multichannel signal generating device based on PXI bus, relates to the measuring and testing technique field. A main control computer is connected with the system bus through system interfaces; the system bus is respectively connected with a clock generating and distribution device, a local oscillation signal source and N vector modulation channels through signal wires; the clock generating and distribution device and the local oscillation signal source respectively provide clock signals to each other through two signal wires; the clock generating and distribution device respectively provides clock signals and trigger signals to N vector modulation channels, and provides externally a clock extension interface and a triggering extension interface, through 2N+2 signal wires; the local oscillation signal source is connected with a local oscillation power divider; the local oscillation power divider is connected with N vector modulation channels, and externally provides a channel extension interface, through N+1 signal wires; each vector modulation channel externally provides a coherent signal output interface. The invention has advantages of wide phase adjustment scope, small volume, light weight, high system flexibility and low cost.
Owner:THE 41ST INST OF CHINA ELECTRONICS TECH GRP

System level model building method of multiple core sharing SIMD coprocessor

Disclosed is a system level model building method of a multiple core sharing SIMD coprocessor. The system level model building method of the multiple core sharing SIMD coprocessor comprises an SOC (system on chip), wherein n cores and n vector coprocessors are arranged on the SOC, n is a positive even number, and the n vector coprocessors are connected with the n cores through a crossbar switch. The system level model building method of the multiple core sharing SIMD coprocessor further comprises a dispatcher connected with the n cores, the n vector coprocessors and the crossbar switch, and used to dispatch the vector coprocessors to communicate with the n cores through the crossbar switch, wherein the dispatcher dispatches the vector coprocessor according to current states of the vector coprocessors. The system level model building method of the multiple core sharing SIMD coprocessor significantly improves resource utilization rate of the multiple core sharing SIMD coprocessor through a sharing mechanism, and reduces system power consumption, and furthermore, compared with the prior art, the system level model building method of the multiple core sharing SIMD coprocessor efficiently completes a task under the circumstance that the quantity of resources is fixed.
Owner:TIANJIN UNIV

Memory effect compensation-based analog pre-distortion system

The invention discloses a memory effect compensation-based analog pre-distortion system. The system comprises an analog pre-distorter, n+2 delay lines, n vector modulators, a first combiner, a secondcombiner, a down converter, an envelope detector, an analog-digital converter and a single-chip microcomputer, wherein the single-chip microcomputer stores reference ranges of nonlinear outputs of multiple power amplifiers and optimal control voltage values of the n vector modulators corresponding to the reference ranges of the nonlinear outputs of the power amplifiers; and after the single-chip microcomputer receives a signal sent by the analog-digital converter, the reference range of the nonlinear output of the power amplifier corresponding to the signal is judged, then the corresponding optimal control voltage values of the n vector modulators are selected according to a judgment result, the control voltages of the n vector modulators are regulated, and the nonlinearity of the power amplifiers is subjected to adaptive pre-distortion regulation. The system has the advantages of simple structure, relatively low cost and high adaptability, can be used for memory effect compensation ofmillimeter wave band power amplifiers, and is relatively high in pre-distortion precision.
Owner:NINGBO UNIV

Apparatus and method for controlling the number of vector elements written to a data store while performing speculative vector write operations

A data processing apparatus and method for performing speculative vector access operations are provided. The data processing apparatus has a reconfigurable buffer accessible to vector data access circuitry and comprising a storage array for storing up to M vectors of N vectors elements. The vector data access circuitry performs speculative data write operations in order to cause vector elements from selected vector operands in a vector register bank to be stored into the reconfigurable buffer. On occurrence of a commit condition, the vector elements currently stored in the reconfigurable buffer are then written to a data store. Speculation control circuitry maintains a speculation width indication indicating the number of vector elements of each selected vector operand stored in the reconfigurable buffer. The speculation width indication is initialized to an initial value, but on detection of an overflow condition within the reconfigurable buffer the speculation width indication is modified to reduce the number of vector elements of each selected vector operand stored in the reconfigurable buffer. The reconfigurable buffer then responds to a change in the speculation width indication by reconfiguring the storage array to increase the number of vectors M and reduce the number of vector elements N per vector. This provides an efficient mechanism for supporting performance of speculative data write operations.
Owner:ARM LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products