Disclosed is a design structure for an on-
chip identification circuitry. In one embodiment, pairs of conductors (e.g.,
metal pads, vias, lines) are formed within one or more metallization
layers. The distance between the conductors in each pair is predetermined so that, given known across
chip line variations, there is a random chance (i.e., an approximately 50 / 50 chance) of a short. In another embodiment different masks form first conductors (e.g.,
metal lines separated by varying distances and having different widths) and second conductors (e.g.,
metal vias separated by varying distances and having equal widths). The first and second conductors alternate across the
chip. Due to the different separation distances and widths of the first conductors, the different separation distances of the second conductors and, random
mask alignment variations, each first conductor can short to up to two second conductors. In each embodiment the resulting pattern of shorts and opens, can be used as an on-chip identifier or private key.