Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2results about How to "Realize seamless splicing" patented technology

Dynamic cooperative rendering industrial surface defect detection method, system, device and medium

PendingCN122265283ABreak the computing power bottleneckGuaranteed detection accuracyImage analysis3D-image renderingColor imageAlgorithm
The present application relates to the field of computer vision and industrial detection technology, and particularly relates to a dynamic collaborative rendering industrial surface defect detection method, system, device and medium, the method comprising the following steps: acquiring multi-view point cloud data and high-resolution color image sequences of a defect-free standard part; constructing a high-precision global dense point cloud under an absolute world coordinate system; generating a Mesh model and a 3DGS model under the world coordinate system; online collecting a two-dimensional image of a workpiece to be detected, performing two-dimensional anomaly preliminary screening based on the two-dimensional image, locking a suspected defect area, and extracting a two-dimensional bounding box of the suspected defect area; calculating a global defect probability, dynamically scheduling the Mesh model and / or the 3DGS model based on the global defect probability to render the image to be detected collected in the current frame, and outputting a hybrid rendering reference image; performing consistency checking on the hybrid rendering reference image, and obtaining a final detection result. The method reduces the calculation cost and improves the defect detection accuracy.
Owner:CENT SOUTH UNIV

Display panel and display device

The present disclosure relates to the technical field of display, and discloses a display panel and a display device. The display panel comprises a display area and a fan-out area. The display area comprises a plurality of gate lines extending along a first direction and arranged along a second direction. The fan-out area is located on at least one side of the plurality of gate lines in the first direction. The fan-out area comprises a gate drive circuit connected with the plurality of gate lines. Compared with the scheme of arranging the gate drive circuit on the left and right sides of the display panel, the scheme of arranging the gate drive circuit on the fan-out area on at least one side in the first direction can realize seamless splicing of the display panel. Especially when the resolution of the display panel is high, the gate drive circuit cannot be placed in the display area due to space limitations. The arrangement of the gate drive circuit in the fan-out area enables seamless splicing of the high-resolution display panel.
Owner:BOE TECHNOLOGY GROUP CO LTD