Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

207results about How to "Solve narrow bandwidth" patented technology

System and method for off-line multi-view video compression

Interactive multi-view video presents new types of video capture systems, video formats, video compression algorithms, and services. Many video cameras are allocated to capture an event from various related locations and directions. The captured videos are compressed and are sent to a server in real-time. The compressed video can also be transcoded through an off-line compression approach to further reduce the data amount. A key idea of off-line compression is to decompose all views into a 3D mapping, which consists of a group of feature points in the 3D environment. Each feature point is represented by its 3D coordinates (x, y, z) and the corresponding color components (Y, U, V). The created mapping is the minimum set of feature points that can reconstruct all of the pixels in each view. After the 3D mapping creation, the obtained feature points are predicted and transformed to further decompose the correlations among them. The transformed results are quantized and encoded as a ‘base layer’ bit stream. The dequantized feature points are mapped back onto each view to form a predicted view image. The predicted image is close to the original one; however, there are still some differences between them. The difference is encoded independently as an ‘enhancement layer’ of each view image.
Owner:MICROSOFT TECH LICENSING LLC

Amplifier linearizer

The present invention provides an advanced adaptive predistortion linearization technique to dramatically reduce nonlinear distortion in power amplifiers over a very wide instantaneous bandwidth (up to 2 GHz) and over a wide range of amplifier types, input frequencies, signal types, amplitudes, temperature, and other environmental and signal conditions. In an embodiment of the invention, the predistortion linearization circuitry comprises (1) a higher-order polynomial model of an amplifier's gain and phase characteristics—higher than a third-order polynomial model; (2) an adaptive calibration technique; and (3) a heuristic calibration technique. The higher-order polynomial model is generated by introducing, for example, a plurality of multi-tone test signals with varying center frequency and spacing into the power amplifier. From the power amplifier's corresponding output, the nonlinearities are modeled by employing a higher-order curve fit to capture the irregularities in the nonlinear transfer function. Different distortion transfer functions can be implemented for different operating conditions. The adaptive calibration technique is based on a feedback analysis technique, which updates the applicable distortion transfer function by analyzing the error signal between the introduced input signal and the output signal in real-time. The heuristic calibration technique implements different distortion transfer functions based on historical operating conditions and optimal configurations of the power amplifier.
Owner:TM IP HLDG LLC

DSP (digital signal processing) architecture with a wide memory bandwidth and a memory mapping method thereof

A DSP (Digital Signal Processing) architecture with a wide memory bandwidth and a memory mapping method thereof. The DSP architecture includes: a first communication port; first, second, and third memory devices, which are connected with the first communication port and are arranged in a first row direction of the DSP architecture; a fourth memory device, a calculation element, and a fifth memory device, which are arranged in a second row direction below a first row direction of the DSP architecture; and sixth, seventh, and eighth memory devices, which are connected with the first communication port and arranged in a third row direction of the DSP architecture, wherein the calculation element is connected with the first through the eight memory devices. In the DSP architecture, the calculation element and the first through the eighth memory devices form one arrangement unit, wherein the calculation element is disposed in the center of the arrangement unit, the first through the eighth memory devices are connected to the calculation element, and a plurality of arrangement units are arranged in row directions and column directions of the DSP architecture. Therefore, since a wide data bandwidth is provided between the calculation element of the DSP architecture and the memory devices, it is possible to reduce memory access times when data is processed, and accordingly, to process data with a high data rate, such as a moving image with a high resolution.
Owner:SAMSUNG ELECTRONICS CO LTD

Global network computers

This invention generally relates to one or more computer networks having computers like personal computers or network servers with microprocessors linked by broadband 5 transmission means and having hardware, software, firmware, and other means such that at least one parallel processing operation occurs that involve at least two computers in the network. More particularly, this invention relates to one or more large networks composed of smaller networks and large numbers of computers connected, like the Internet, wherein more than one separate parallel processing operation involving more than one different set of computers occurs simultaneously and wherein ongoing processing linkages can be established between virtually any microprocessors of separate computers connected to the network. Still more particularly, this invention relates to business arrangements enabling the shared used of network microprocessors for parallel and other processing, wherein personal computer owners provide microprocessor processing power to a network, preferably for parallel processing, in exchange for network linkage to other personal and other computers supplied by network providers, including linkage to other microprocessors for parallel or other processing; the basis of the exchange between owners and providers being whatever terms to which the parties agree, subject to governing laws, regulations, or rules, including payment from either party to the other based on periodic measurement of net use or provision of processing power.
Owner:ELLIS III FRAMPTON E
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products