Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

5results about How to "Speed balance" patented technology

Railway area work machine abnormality detection method and device based on image data

The application discloses a kind of based on image data's track area abnormal detection method and device of machine tool, it is related to image recognition technical field.The method includes: using image recognition algorithm, introduce multi-objective optimization algorithm, build machine tool target detection model, and connect to candidate region segmentation engine and space-time correlation filter engine;Video stream of track area is collected, and pretreatment is carried out, and the image data of continuous frame is obtained;The image data of continuous frame is input to candidate region segmentation engine, and the ROI region of each frame of image data is obtained;ROI region is input to machine tool target detection model, and the detection frame of machine tool target is obtained;The detection frame of machine tool target is input to space-time correlation filter engine, identifies stationary effective target, and carries out abnormal detection to stationary effective target.The application solves the problems of low detection accuracy, difficult model deployment and poor anti-interference ability in the prior art.
Owner:POWERCHINA RAILWAY CONSTR +2

Time residual processing circuit, correlation multiple sampling method, SS-ADC circuit and chip

This invention relates to the field of integrated circuits, specifically to a time residual processing circuit, a correlation multiple sampling method, an SS-ADC circuit, and a chip. The time residual processing circuit extracts the residual signal from the quantization result based on the output of the comparator in the SS-ADC and completes the quantization of the time residual. The time residual processing circuit consists of a D flip-flop, an NOR gate, two resistors of the same value, four NMOS transistors, two capacitors of different values, and a comparator. A charging and discharging channel formed by the two capacitors is used to perform a rate-multiplication of the pulse width of the residual signal. The proposed correlation multiple sampling method and its circuit adjust the ramp signal type and the number of repeated samplings based on the light intensity of the input signal during the pixel signal quantization stage, and quantize the time residual of the process to correct the comparator output. This invention solves the problems of insufficient accuracy and high power consumption of the SS-ADC used in existing CIS circuits.
Owner:ANHUI UNIV

A fermentation process for Bacillus subtilis

This invention discloses a fermentation process for Bacillus subtilis, comprising: adding Bacillus subtilis seed culture to a fermenter containing a culture medium, and real-time collecting the real-time temperature, real-time dissolved oxygen content, and real-time pH of the culture medium; determining a first introduction rate of carbon dioxide gas in response to a real-time pH greater than 7; determining a second introduction rate of air based on the real-time dissolved oxygen content; determining a first introduction temperature of carbon dioxide gas and air based on the real-time temperature, the first introduction rate, and the second introduction rate; determining a first stirring speed of the stirrer based on the first and second introduction rates; introducing the first introduction rate of carbon dioxide gas and the second introduction rate of air into the culture medium after heating or cooling to the first introduction temperature, and controlling the stirrer to stir at the first stirring speed; determining that fermentation is complete when the content of the target product in the culture medium reaches a threshold. This invention simplifies the fermentation environment adjustment steps and reduces resource waste.
Owner:FUJIAN LUODONG BIOTECHNOLOGY CO LTD

A reduction mechanism for an electric fishing reel

ActiveCN224356885Uspeed balancetension balanceReels
The utility model relates to electric fishing reel technical field especially electric fishing reel's reduction mechanism. Its technical scheme includes: protection shell, the left side of protection shell is provided with motor, the output of motor extends to the inside of protection shell and is provided with driving wheel, the left side inner wall of protection shell is provided with internal tooth ring, the left side inner wall of protection shell is provided with ring plate, the right side of ring plate is provided with a plurality of connecting rods. The utility model discloses the meshing setting of driving wheel and from the runner, the meshing setting of from the runner and internal tooth ring, can carry out the deceleration to the output of protection shell, makes the rotating speed of the rotating plate to drive the rotating rod to be in the appropriate rotation, thereby can reach the balance of the rotating speed and the pulling force of the winding cylinder through the reduction of rotating speed, the increase of torque, satisfy the actual demand of fishing scene, through the setting of pulley one to the wire block, it is convenient to arrange the fishing line body, and it is convenient to make the fishing line body winding uniform.
Owner:YANGZHOU HANCHEN JINGGONG TECH CO LTD

An AI algorithm acceleration system and method for real-time junction temperature prediction of IGBTs

PendingCN122086703ASolve the inherent difficulties of dependencyAdapt to deployment needsResource allocationHardware monitoringData displayAlgorithm
This invention provides an artificial intelligence algorithm acceleration system and method for real-time junction temperature prediction of IGBTs, including a parameter acquisition module, an artificial intelligence algorithm acceleration module, and a host computer. The parameter acquisition module is used to acquire the saturated on-state collector-emitter voltage VCE(Sat), collector current IC, and substrate temperature TC during IGBT operation. The artificial intelligence algorithm acceleration module is based on a Zynq7000 series FPGA to build a SoC architecture, integrating a dual-core ARM Cortex-A9 processor and a dedicated neural network processor (NPU). The host computer is used to receive the junction temperature prediction results and raw acquired parameters transmitted by the artificial intelligence algorithm acceleration module, enabling real-time data display, historical data storage, junction temperature anomaly alarms, and model parameter calibration. This invention aims to solve the high latency, high communication cost, and data privacy issues of cloud computing solutions through collaborative optimization design of algorithms and hardware, while simultaneously overcoming the bottlenecks in computing power, energy efficiency, and accuracy of existing edge computing platforms.
Owner:STATE GRID FUJIAN ELECTRIC POWER CO LTD +1