The present invention provides a method for fabricating an integrated circuit device. The method includes providing a substrate having a first region, a second region, and a third region; and forming a first gate structure in the first region, a second gate structure in the second region, and a third gate structure in the third region, wherein the first, second, and third gate structures include a gate dielectric layer, the gate dielectric layer being a first thickness in the first gate structure, a second thickness in the second gate structure, and a third thickness in the third gate structure. Forming the gate dielectric layer of the first, second, and third thicknesses can include forming an etching barrier layer over the gate dielectric layer in at least one of the first, second, or third regions while forming the first, second, and third gate structures, and / or prior to forming the gate dielectric layer in at least one of the first, second, or third regions, performing an implantation process on the at least one region. The method can reduce a number of etching oxidation layers of an active region.