Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

188 results about "Permissible Value" patented technology

The exact names, codes and text that can be stored in a data field in an information management system.

System and method thereof for evaluating real-time running state of wind generating set

ActiveCN101858312AGuaranteed uptimeAvoid the problem of invalid variable weightsEngine testingWind motor combinationsElectric power systemEngineering
The invention relates to the technical field of running state monitoring of wind generating sets, in particular to a system and a method for evaluating the running state of a wind generating set. The evaluating system mainly comprises a monitoring module, a quantifying module, a weight confirmation module and an evaluating module; data monitored in real time by a wind generating set control system are utilized as the input of the evaluating system of the real-time running state; then the data are quantified to obtain a real time deterioration degree of each evaluating index; finally, when the deterioration degree of a single item evaluating index and a permissible value have greater deviation, the serious evaluating result is directly given, otherwise, the weight module and the evaluating module are used for calculating an evaluating result of the running state of the generating set, and the evaluating result is used as the output of the system. The invention provides scientific basis for state maintenance of the wind generating set, and provides technological supports for ensuring high-efficient, reliable and safe running of the wind generating set, evaluating and forecasting the operational reliability of an electric power system of a windy electric field, and has important engineering application value.
Owner:CHONGQING UNIV +1

Charge/Discharge Control Device and Charge/Discharge Control Method for Power Storage Device, and Electric-Powered Vehicle

A maximum dischargeable current Idmax obtained when electric power output from a battery is increased from a battery current Ib and a battery voltage Vb at present under internal resistance R at present (an operating point 510) until the battery voltage reaches a lower limit voltage Ve (an operating point 520), is shown as follows: Idmax=Ib+(Vb−Ve)/R. Therefore, in accordance with multiplication of the lower limit voltage Ve and the maximum dischargeable current Idmax, it is possible to predict maximum dischargeable electric power at which the battery voltage does not become lower than the lower limit voltage even if discharge limitation is temporarily relaxed, as a relative value with respect to the battery voltage and the battery current at present. When the discharge electric power limitation for the battery (the power storage device) is temporarily relaxed in accordance with a discharge request made by a load, a discharge electric power permissible value is set to correspond to the maximum dischargeable electric power, such that the output voltage of the power storage device does not fall outside a controlled voltage range from the lower limit voltage to an upper limit voltage.
Owner:TOYOTA JIDOSHA KK

Method for increasing computing speed through parallel computing based on MPI and OpenMP hybrid programming model

The invention discloses a method for increasing the computing speed through parallel computing based on an MPI and OpenMP hybrid programming model. The method includes the steps that the callable MPI process number and OpenMP thread number are determined according to the computing node number and the available CPU core number in nodes; an existing sub sparse matrix A, the sub initial vector x0, the block vector b and the maximum computing tolerance Tolerance are read into each process; a multi-thread compiling command is enabled for each process; cycle computing of a precondition conjugate gradient method is conducted on all the processes; if the computed error is smaller than the permissible value, cycle computing is ended, and otherwise, cycle computing is continuously conducted; computing results of all the processes are reduced, and a solution of a problem is output; when parallel computing is conducted, MPI processes are started, multi-thread resolving is conducted on the problem, parallel computing among the nodes is started, all the MPI processes are distributed to one computing node, and information is exchanged through message transmission among the processes; then in all the MPT processes, an OpenMP guidance command is used to create a set of threads, and the threads are distributed to different processors of the computing node to be executed.
Owner:INST OF SOFTWARE APPL TECH GUANGZHOU & CHINESE ACAD OF SCI

Detection method for silicon wafer warpage degree

InactiveCN101442018ATimely compensation and correctionEliminate the hidden danger of abnormal positionSemiconductor/solid-state device testing/measurementUsing optical meansSemiconductorSilicon
The invention discloses a method for detecting wafer warp degree, which relates to a detection process in the field of semiconductor. The detecting method comprises the following steps: two detecting lines which are vertical and intersected with a wafer center are selected from the surface of a wafer; and a plurality of detecting points are selected from each detecting line; before the wafer carries out certain processing procedure, the detecting device is used to measure a reference distance; after the wafer carries out certain processing procedure, the detecting device is used to measure the measuring distance; the measuring distance subtracts the corresponding reference distance to obtain a difference value of each measuring point; if the difference value is within the permissible value range, the difference values obtained respectively by two detecting points on the two detecting lines on the same circumference of the wafer are compared; if two difference values are same, the warp of the wafer is proved not to influence the subsequent processing procedure; and if the two difference values are different, the warp of the wafer is proved to influence the subsequent processing procedure. The detecting method provided by the method can effectively and timely detect whether the wafer warp is even or not, and avoid abnormal aligned mark position in the subsequent processing procedure.
Owner:SEMICON MFG INT (SHANGHAI) CORP

Power frequency zero-flux mini-current sensor for capacitive equipment dielectric loss on-line monitoring

A power frequency zero-flux mini-current sensor for capacitive equipment dielectric loss on-line monitoring comprises a working magnetic core 1, wherein a test coil 3 is winded round the working magnetic core 1, a secondary side coil 2 is winded round the test coil 3 in the inverse direction, shielding layers 4 are arranged between the secondary side coil 2 and the test coil 3, and the test coil 3 and the working magnetic core 1, the test coil 3 is connected with a compensation circuit module 5, the output end of the compensation circuit module 5 is connected with one end of the secondary side coil 2, the other end of the secondary side coil 2 is connected with an output circuit module 6, the two ends of the test coil 3 generate induced potential, the induced current is added to the output end of the compensation circuit module 5 to generate secondary current for the secondary side coil 2, the compensation circuit module 5 is used to test the potential difference of the test coil 3, the magnetic flux in the working magnetic core is almost equal to zero; and if the test value deviates the permissible value, the working magnetic core can be adjusted automatically to keep in almost zero-flux state, and the mini-current sensor has high reliability and is characterized by simple structure, little production difficulty and low cost.
Owner:西安博源电气有限公司

Time-variant reliability design method for rectangular plate structure with initial defects

The invention discloses a time-variant reliability design method for a rectangular plate structure with initial defects. The method comprises the steps of firstly, according to stress characteristics of the defected plate structure, considering indeterministic effects of parameters such as a load, material characteristics, a design permissible value and the like under a finite sample condition, and establishing a non probability interval process model of crack expansion length of the rectangular plate structure; secondly, based on a classic Paris damage evolution formula and a first passage theory, constructing a time-variant reliability measurement model of the structure with the initial defects; and finally, by taking the reliability as a constraint condition, the weight reduction as an optimization target and the plate thickness as a design variable, performing repeated iterations to obtain an optimal design scheme of the structure within a set service time. According to the method, the comprehensive influence of indeterminacy on power safety of the structure with the initial defects within a set life cycle is reasonably characterized in an optimization design process, and the weight can be effectively reduced, thereby ensuring the safety and economy of the design.
Owner:BEIHANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products