A
semiconductor substrate includes a pair of trenches filled with a
dielectric material.
Dopant introduced into the mesa between the trenches is limited from diffusing laterally when the substrate is subjected to thermal
processing. Therefore,
semiconductor devices can be spaced more closely together on the substrate, and the packing density of the devices can be increased. Also trench constrained doped region diffuse faster and deeper than unconstrained diffusions, thereby reducing the time and temperature needed to complete a desired depth
diffusion. The technique may be used for
semiconductor devices such as bipolar transistors as well as isolation regions that electrically isolate the devices from each other. In one group of embodiments, a buried layer is formed at an interface between an epitaxial layer and a substrate, at a location generally below the
dopant in the mesa. When the substrate is subjected to thermal
processing, the buried layer diffuses upward, the
dopant in the mesa diffuses downward until the two dopants merge to form an isolation region or a sinker extending downward from the surface of the epitaxial layer to the buried layer. In another embodiment,
dopant is implanted between dielectrically filled trenches at a
high energy up to several MeV, then diffused, combining the benefits of deep implantation and trenched constrained
diffusion to achive deep diffusions with a minimal thermal budget.