Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

5 results about "Read only storage" patented technology

An authorization method and system for binding a device to host software based on multiple factors

The application discloses a kind of authorization method and system based on multi-factor binding device and host computer software, it is related to embedded device security and software authorization management technical field, and authorization method includes the following steps: S1: upstream vendor securely solidifies core identity information to the read-only storage area of device by factory programming procedure, S2: upstream vendor generates authorization file for device by binding authorization management procedure according to the authorization data of primary customer, S3: primary customer uses the authorization file obtained from upstream vendor, and performs binding operation on device by device binding procedure;With device to establish communication, S4: end user connects host computer software and device, controls device to run;Authorization system includes factory programming procedure, binding authorization management procedure, device binding procedure, host computer procedure.The beneficial effects of the application include realizing the leap from "two-dimensional binding" to "multi-dimensional binding", and providing more control granularity and flexibility.
Owner:BEIJING BOYUAN HENGXIN TECH CO LTD

Hall sensor micro-current high-precision measurement system based on template matching

The present application relates to the field of Hall current sensor small current measurement and signal processing. The Hall sensor micro current high-precision measurement system based on template matching comprises a Hall current sensor, a signal conditioning circuit, and an analog-to-digital converter. The Hall current sensor is used to collect pulse signals. The signal conditioning circuit converts the collected pulse signals into standardized signals suitable for the analog-to-digital converter. The analog-to-digital converter converts the standardized signals, i.e. the conditioned analog signals, into digital signals, realizing ADC sampling. The system also comprises a programmable gate array with embedded read-only memory unit, cross-correlation calculation unit, and peak detection unit. The programmable gate array has an internal sliding window data buffer ADC_Buffer[n] with a length of M. ADC_Buffer[n] continuously stores the latest ADC sampling values.
Owner:TAIYUAN WARNER FANGSHENG TECH CO LTD

System starting apparatus, method and chip

This application discloses a system boot device, method, and chip, belonging to the field of integrated circuit design technology. The device is applied to an embedded system, which includes a read-only memory area, an erasable and rewritable memory area, and multiple hardware devices. The read-only memory area stores a bootloader. The device includes: a boot module for starting the bootloader after the embedded system is powered on; an execution module for loading control information from the erasable and rewritable memory area through the bootloader, the control information indicating the hardware device mapped to each priority level, a first address, and a second address; and updating the initialization logic of the bootloader according to the control information, and performing initialization operations on multiple hardware devices in an orderly manner according to the priority levels indicated by the updated initialization logic, to read the configuration information of the corresponding hardware device from the second address, and configure the read configuration information into the hardware device pointed to by the corresponding first address. The initialization priority of the hardware devices can be flexibly adjusted.
Owner:BEIJING ESWIN COMPUTING TECH CO LTD

Dual-mode electroencephalogram interaction system and method supporting zero calibration and online incremental learning

This invention discloses a dual-mode EEG interaction system and method supporting zero-calibration and online incremental learning, belonging to the fields of human-computer interaction systems, embedded artificial intelligence, and edge computing. The system includes a wearable acquisition front-end and an embedded computing core. The computing core has a read-only storage area and a read-write storage area, which respectively pre-store frozen general backbone network parameters and variable lightweight adapter parameters. The system uses a manifold-aware signal conditioning module to project the EEG covariance matrix onto the Riemann tangent space to eliminate individual differences; a parameter-separated decoding engine extracts common features using the frozen backbone and performs personalized corrections using the adapter; and a dual-mode state machine dynamically switches between zero-calibration statistical adaptation mode and online incremental learning mode based on trigger signals. This invention achieves plug-and-play and online adaptive evolution of the EEG system, reduces the computing power and storage overhead required for online learning at the edge, and improves user experience and system robustness.
Owner:JILIN UNIV FIRST HOSPITAL +1

Hardware breakpoint implementation apparatus and method

The application discloses a hardware breakpoint implementation device and method, belongs to the microprocessor debugging technical field, solves the technical problem that the traditional hardware breakpoint is limited by the hardware resource and cannot realize large-area address monitoring, and the software breakpoint cannot be used in the read-only storage body such as ROM / FLASH. The application realizes the setting and monitoring of 4*32 accurate hardware breakpoints and 4 range hardware breakpoints under the premise of only increasing a small amount of register hardware resources through the combination configuration mode of a main breakpoint address register+sub-address register, and the range breakpoint register. Meanwhile, the application designs a breakpoint flag and address recording mechanism to realize the accurate identification and feedback of the breakpoint triggering. The application greatly improves the number and monitoring coverage range of the hardware breakpoint, has low hardware resource consumption, is suitable for the debugging requirements of various storage bodies such as ROM, FLASH and RAM, and can be widely applied to the program debugging scenes of microprocessors and single-chip microcomputers.
Owner:CHANGSHA XINLI ELECTRONIC TECHNOLOGY CO LTD