Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

1results about How to "Reduce latency jitter" patented technology

Lock-free I / O scheduling method, apparatus, and storage medium for cloud PCs

PendingCN122086324AImprove cache hit ratioImprove system efficiencyInput/output to record carriersResource allocationShardParallel computing
This invention relates to a lock-free I / O scheduling method, apparatus, and storage medium for cloud PCs. Responding to a client session request initiated by a client, the method controls a metadata coordinator to allocate storage nodes to the client and, within those storage nodes, allocates I / O shards for the client, obtaining allocation information. The metadata coordinator then returns the allocation information to the client, and the client caches this allocation information to facilitate the use of the allocation information to fulfill I / O requests. Each I / O shard includes an I / O thread bound to a first CPU core, a data plane development toolset driver, a storage performance development toolset driver, a first lock-free circular buffer, and a second lock-free circular buffer. By binding the CPU core and using lock-free circular buffers, thread switching, lock contention, and most memory copying are eliminated, reducing I / O processing latency from milliseconds to hundreds of microseconds and significantly reducing latency jitter.
Owner:BANGYAN TECH