Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

182 results about "Symmetric matrix" patented technology

In linear algebra, a symmetric matrix is a square matrix that is equal to its transpose. Formally, Because equal matrices have equal dimensions, only square matrices can be symmetric. The entries of a symmetric matrix are symmetric with respect to the main diagonal. So if aᵢⱼ denotes the entry in the i-th row and j-th column then for all indices i and j. Every square diagonal matrix is symmetric, since all off-diagonal elements are zero.

Method and structure for improving processing efficiency in parallel processing machines for rectangular and triangular matrix routines

A computerized method (and structure) of linear algebra processing on a computer having a plurality of processors for parallel processing, includes, for a matrix having elements originally stored in a memory in a rectangular matrix AR or especially of one of a triangular matrix AT format and a symmetric matrix AS format, distributing data of the rectangular AR or triangular or symmetric matrix (AT, AS) from the memory to the plurality of processors in such a manner that keeps all submatrices of AR or substantially only essential data of the triangular matrix AT or symmetric matrix AS is represented in the distributed memories of the processors as contiguous atomic units for the processing. The linear algebra processing done on the processors with distributed memories requires that submatrices be sent and received as contiguous atomic units based on the prescribed block cyclic data layouts of the linear algebra processing. This computerized method (and structure) defines all of its submatrices as these contiguous atomic units, thereby avoiding extra data preparation before each send and after each receive. The essential data or AT or AS is that data of the triangular or symmetric matrix that is minimally necessary for maintaining the full information content of the triangular AT or symmetric matrix AS.
Owner:IBM CORP

Transient analysis method and transient analysis system under integrated circuit power supply network full-parameter model

InactiveCN103207941AFast and accurate transient voltage drop analysisIncreased memory consumptionSpecial data processing applicationsTransient analysisEngineering
The invention discloses a transient analysis method under an integrated circuit power supply network full-parameter model. The method comprises the following steps: a determining step of determining the full-parameter model information of a to-be-analyzed integrated circuit power supply network; an establishing step of establishing a power supply network topological graph comprising a plurality of independent sub-circuits based on the full-parameter model information; and an analysis step of in parallel carrying out direct current working site analysis and transient analysis on each sub-circuit of the power supply topological graph to obtain the circuit node voltage distribution graph at each moment of each sub-circuit. As for a full-parameter circuit model, the invention establishes a linear system capable of adopting a symmetric matrix solver, and adopts a direct solver and an iterative solver in a hybrid manner according to the characteristics of problem solving. The method and system disclosed by the invention can be applied to carrying out fast and precise transient voltage drop analysis on the power supply network under the full-parameter model in formats such as an SPICE (Simulation Program with Integrated Circuit Emphasis) net-list form, especially on the aspect of memory consumption, and the system is improved to a great extent in comparison with the original emulator.
Owner:TSINGHUA UNIV

Anti-interference system-on-chip and method of intelligent antenna based on FPGA (Field Programmable Gate Array)

The invention provides an anti-interference system-on-chip and method for an intelligent antenna based on an FPGA (Field Programmable Gate Array). The anti-interference system-on-chip for the intelligent antenna based on the FPGA comprises a receiving antenna, a multi-channel receiver, an A/D (Analog-to-Digital) converter, a digital orthogonal interpolation module, a covariance matrix module, a complex positive definite Hermite matrix to real symmetric matrix module and a covariance matrix inversion module. In the invention, the anti-interference method for the intelligent antenna based on the FPGA comprises the following specific steps of: 1, data receiving; 2, digital orthogonal interpolation; 3, covariance matrix data calculation; 4, complex positive definite Hermite matrix to real symmetric matrix; and 5, covariance matrix inversion. By using the invention, the real-time and fast anti-interference of the intelligent antenna is realized under the situation that interference exists in a communication channel, and thus, the problems of poor instantaneity, high hardware cost, low integration degree and incapability of parallel processing in an anti-interference system for the intelligent antenna based on (Digital Signal Processing) are solved.
Owner:XIDIAN UNIV

Pedestrian detection feature extraction method in road traffic auxiliary driving environment

The invention discloses a pedestrian detection feature extraction method in a road traffic auxiliary driving environment. The pedestrian detection feature extraction method comprises the following steps of S1, establishing a positive sample library and a negative sample library used for training, and performing normalization processing; S2, calculating two layers of HOG feature vectors of each image from the sample library images; S3, combining all feature vectors of positive and negative samples into an HOG feature matrix V for the first layer HOG feature vector v calculated in the step S2; S4, performing symmetrical feature calculation on the second layer HOG feature vector w calculated in the step S2, extracting an HOG symmetrical feature vector s, and combining HOG symmetrical feature vectors of all sample images into a symmetric matrix S; S5, performing serial connection on obtained two feature matrixes V' and S, and combining into a new feature matrix Q; S6, using the feature matrix Q to train a support vector machine (SVM) classifier; and S7, adopting the SVM linear classifier to detect traffic road images. The pedestrian detection feature extraction method has the advantages of simple principle, easy realization, high detection speed, high accuracy and the like.
Owner:DALIAN ROILAND SCI & TECH CO LTD

Task scheduling optimizing method based on SMP (symmetric multi-processing) system

The invention discloses a task scheduling optimizing method based on an SMP (symmetric multi-processing) system. The task scheduling optimizing method specifically comprises the following steps of firstly, dividing the accessing types; according to the accessing intensity on a memory or a bus, dividing a to-be-scheduled thread into an accessing delay sensitive type and an accessing intensive type; accessing the thread bandwidth, namely the bus accessing rate of the thread in the running process is obtained by a built-in hardware property counting function of a processor; equalizing and optimizing a load, wherein the load is equalized by a calling function according to a scheduling domain; according to the use conditions of the bus bandwidth, dividing an SMP task scheduling optimizing strategy into two parts, namely a property technical sampling module and a bus accessing load equalizing module. Compared with the prior art, the task scheduling optimizing method based on the SMP system has the advantages that the use of the bus bandwidth is optimized on the basis of no influence on the CPU (central processing unit) load equalizing effect of the original algorithm, the effective utilization rate of the bus is improved, the practicality is high, and the method is suitable for being popularized.
Owner:SHANDONG LANGCHAO YUNTOU INFORMATION TECH CO LTD

Knowledge assisted space-time adaptive processing method integrating generalized symmetrical structure information

The invention provides a knowledge assisted space-time adaptive processing method integrating generalized symmetrical structure information. The knowledge assisted space-time adaptive processing method integrating the generalized symmetrical structure information comprises steps of (1) performing linear transformation through an unitary transformation matrix and transforming an original space-time adaptive processing problem to be in a form which is equivalent to the original space-time adaptive processing problem to enable a covariance matrix of the original space-time adaptive processing problem to be transferred into a real symmetric matrix in the same dimension from a generalized symmetric matrix; (2) obtaining an estimation of the transformed covariance matrix according to sample data; (3) solving an optimal real symmetric estimation of a prior covariance matrix under the minimum Euclidean distance; (4) solving a minimum mean square error estimation through a generalized linear combination and convex combination method in combination with training samples and the prior covariance matrix; (5) obtaining detector forms under part of uniform model and random non-uniform model assumption according to a two-step design and achieving target detection. The knowledge assisted space-time adaptive processing method integrating the generalized symmetrical structure information has the advantages of effectively reducing demanded quantity of the training samples during covariance matrix estimation in the space-time adaptive processing, remarkably improving the detector performances and being simple in achievement.
Owner:BEIHANG UNIV

Method for solving node impedance matrix of electric system on basis of Gaussian elimination method of sparse symmetric matrix technology

The invention belongs to the field of power system analysis and computing and discloses a method for solving a node impedance matrix of an electric system on the basis of a Gaussian elimination method of a sparse symmetric matrix technology. The method mainly comprises the following steps that a node admittance matrix Y is formed; the matrix Y and a matrix En form an augmented matrix Bn=[YEn]; elimination is carried out on the matrix Bn according to the spare symmetry to obtain Bn(n-1)'=[Y(n-1)'En(n-1)']; according to Y(n-1)'Zn=En(n-1)', sparseness and symmetry, elements above and on the left of a diagonal element Znn of a matrix Zn are solved; a matrix Y(k-1)' is obtained according to the Y(n-1)'; elements above and on the left of a diagonal element Zkk of the matrix Zk are obtained according to Y(k-1)'Zk=Ek(k-1)', sparseness and symmetry. By the utilization of the symmetric sparseness, all invalid computation of the previous generation process is avoided, and computation of about 50% of nonzero elements is reduced; by the utilization of the characteristics of the E matrix element structure and the sparseness of upper triangle elements, the elements of the matrix Zk are obtained in a back substitution mode according to a symmetry mode, and back substitution computation is greatly accelerated. The method can check IEEE-30, -57 and -118 node systems and the like, and the computation speed for the IEEE-118 node system can be improved by 96-97% compared with a traditional Gaussian elimination method and an LDU triangular decomposition method.
Owner:NANCHANG UNIV

Cipherkey setting method of heterogeneous wireless sensor network

The invention relates to a cipherkey setting method of a heterogeneous wireless sensor network. The method comprises the following steps: step1, three layers of heterogeneous network structures are built; step2, a plurality of t-order symmetric binary polynomials are generated on a galois field GF (q), and S t-order symmetric binary polynomials form an N*N symmetric matrix A; each strong-capacity node stores a certain row vector j of an upper triangular matrix and a column vector j of a corresponding lower triangular matrix, meanwhile, the row number j of the certain row vector j is used as an ID number to be stored, and a Hash function is stored; step3, the cipherkeys of the strong-capacity nodes (H-sensor) and common sensor nodes (L-sensor) are pre-distributed; step4, the session cipherkeys among the strong-capacity nodes (H-sensor) are generated; and step5, the session cipherkeys of the strong-capacity nodes (H-sensor) and the common sensor nodes (L-sensor) are generated. Compared with the prior art, the method has the advantages that the relationship between the energy consumption and the safety of the wireless sensor network are further balanced; and on the basis that the storage consumption of the whole network is reduced, the safety of the network is increased, and the network nodes realize a 100-percent ability to resist capture attack.
Owner:FOSHAN DIXINGWEI AUTOMATION EQUIP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products