Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

69results about How to "Prevent warpage" patented technology

Packaging method

A packaging method comprises the steps of: providing a carrier plate, wherein the carrier plate comprises a plurality of chip regions and cutting regions arranged between the adjacent chip regions, the carrier plate further comprises a first surface, and a plurality of grooves are formed in the cutting regions in the first surface of the carrier plate; providing chips, wherein each chip comprises a functional surface and a non-functional side surface which are opposite to each other, the surface of each functional surface is provided with bumps, and the bumps protrude out of the functional surfaces; fixing the non-functional side surfaces of the chips with the first surface of the carrier plate in the chip regions; forming a plastic packaging layer on the first surface of the carrier plate and the surfaces of the chips, wherein the plastic packaging layer exposes top part surfaces of the bumps; removing the carrier plate after forming the plastic packaging layer; forming a rewiring structure on the surface of the plastic packaging layer and the functional surfaces of the chips; and cutting the plastic packaging layer and the rewiring structure, so that the plurality of chips are separated from one another, thereby forming an independent packaging structure. The yield and reliability of the formed packaging products are improved.
Owner:NANTONG FUJITSU MICROELECTRONICS

Gear quenching device

The invention relates to a gear quenching device. The gear quenching device comprises a chassis, a hanger rod perpendicularly mounted on the center of the chassis and a cantilever wing beam, wherein a plurality of spacer bushes are stacked at the outer side of the hanger rod between the cantilever wing beam and the chassis in a sleeving mode; peripheral holes are formed in four outer end parts of the cantilever wing beam; vertical brackets, lower ends of which are connected to the upper surface of the chassis, are formed in the peripheral holes in a penetrating mode; a plurality of sleeves are stacked at the outer side of the vertical brackets between the cantilever wing beam and the chassis in the sleeving mode; and a pair of wedge-shaped cushion blocks is blocked between the sleeves and the vertical brackets. The gear quenching device has the beneficial effects: a cross cantilever wing beam is adopted for suspending a gear, so that the advantages of high efficiency, stability, safety and the like are achieved; suspending, quenching and racking can be efficiently completed by regulating height of the space bushes and height of the cushion blocks, so that parts in the device are fixed and do not shift. Number of loaded gears is increased, so that production efficiency is greatly improved, and production cost is greatly reduced; and the left end and the right end of the gear are uniformly heated, so that the dimension precision of the gear is improved.
Owner:CHANGZHOU UNIV

Semiconductor packaging method, semiconductor packaging structure and packaging body

The invention provides a semiconductor packaging method, a semiconductor packaging structure and a packaging body. The method comprises the following steps: providing a substrate wafer provided with a first surface and a second surface, wherein the first surface and the second surface are oppositely arranged, the first surface is provided with a plurality of grooves, the bottom of each groove is provided with a plurality of conductive columns, and the conductive columns penetrate through the substrate wafer; providing a plurality of semiconductor bare chip stacks; placing the semiconductor bare chip stacks in the groove, wherein the upper surface of the semiconductor bare chip stack is lower than or flush with the upper edge of the groove, and the bottom of the semiconductor bare chip stack is electrically connected with the conductive columns; and covering the first surface of the substrate wafer with the cover plate wafer to seal the groove to form a semiconductor packaging structure, wherein it is ensured that gaps among the substrate wafer, the semiconductor bare chip stack body and the cover plate wafer are not filled with the filler. The method of the invention has the advantages that the formed semiconductor structure has the characteristics of low packaging height, high reliability and low warping degree.
Owner:CHANGXIN MEMORY TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products