Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

100 results about "Binary search algorithm" patented technology

In computer science, binary search, also known as half-interval search, logarithmic search, or binary chop, is a search algorithm that finds the position of a target value within a sorted array. Binary search compares the target value to the middle element of the array. If they are not equal, the half in which the target cannot lie is eliminated and the search continues on the remaining half, again taking the middle element to compare to the target value, and repeating this until the target value is found.

Frequency correction method and system of phase-locked loop

The invention provides a frequency correction method and system of a phase-locked loop. The frequency correction method and system of the phase-locked loop are applied to selection of sub-bands of multi-band voltage-controlled oscillators. The method includes the steps that in the counting time TCNT [k], frequency counting is conducted on frequency signals output by a voltage-controlled oscillator at the current working sub-band, and a frequency count value FCNT[k] is obtained, wherein the current working sub-band corresponds to a binary value of a current node in a binary search tree; the error between the FCNT [k] and a target frequency count value FCNTTARGET [k] is calculated, the absolute value of the error is compared with a predetermined value, the TCNT [k] is adjusted dynamically in value range of the TCNT [k] according to a comparison result, and a target working sub-band of the voltage-controlled oscillator is determined by combining the binary search algorithm. According to the method, the measurement error is compared with the predetermined value, and therefore whether a counting time reference is increased or not is controlled; a correct choice is made between correction time and correction accuracy, and therefore the correction time is effectively controlled; the dynamic correction method can effectively shorten the correction time on the whole.
Owner:HUAWEI TECH CO LTD

Successive approximation register analog-to-digital conversion circuit for realizing minimal dynamic range

The invention provides a successive approximation register analog-to-digital conversion circuit for realizing minimal dynamic range, comprising a simulation input signal, a successive approximation register integrator and a comparator, wherein the simulation input signal has simulation input voltage Vin, wherein the input signal of the successive approximation register integrator are three reference voltages comprising Vrp, Vrn and Vcm, and the output voltage Vda at an output end of the successive approximation register integrator is driven according to a binary search algorithm; the positiveinput end of the comparator is connected with the simulation input signal and the negative input end of the comparator is connected with the output voltage Vda of the integrator, the output end of the comparator gradually outputs N-bit digital signals. The requirement of the actual application can be effectively satisfied by the SARADC (successive approximation register analog-to-digital conversion) circuit within the minimal dynamic range by regulating the input reference voltage of the successive approximation register integrator; thus, the dynamic range of the SARADC circuit is not wasted;and besides, the cost of the actual circuit is saved.
Owner:SHENZHEN RENERGY TECH

Method for automatically calibrating direct current accuracy of digital oscilloscope on basis of binary search

The invention discloses a method for automatically calibrating the direct current accuracy of a digital oscilloscope on the basis of the binary search. After the method is adopted, the aims of reducing the calibrating time of the digital oscilloscope and improving the calibrating accuracy can be fulfilled. Specifically, the method comprises the following steps: a user sets a corrected value of anadder of a front-end conditioning circuit, a channel and a range of the digital oscilloscope, a calibration error limit epsilon and a voltage amplitude Dexp of a calibration target analog voltage signal; when the corrected value of the adder is set into Vmin, the digital oscilloscope starts to acquire to obtain an average value Dmin corresponding to the Vmin; likewise, the corrected value of the adder is set into Vmax, an average value Dmax corresponding to the Vmax is obtained; an upper computer carries out data processing by adopting a binary search algorithm and generates a calibrating result Vexp according to the Dmin, the Dmax, the Dexp and the epsilon; the upper computer sends the Vexp to a storage and resets the digital oscilloscope; and when the user restarts the upper computer, the upper computer reads the calibrating result from the storage and writes the calibrating result into the adder in the front-end conditioning circuit, wherein the calibrating result is used for correcting a direct current error generated by the front-end conditioning circuit.
Owner:BEIJING AEROSPACE MEASUREMENT & CONTROL TECH

Precision three-dimensional vision measurement method based on binocular camera and structured light projection

The invention relates to the field of three-dimensional scanning and measuring technology and calculating stereo vision, in particular to a precise three-dimensional vision measuring method based on binocular camera and structured light projection; the method comprises: setting up a binocular camera and a digital optical projection device, and calibrating a binocular camera; generates a structuredlight texture according to a multiphase cosine texture and gray code algorithm or a multi-frequency multiphase cosine texture algorithm and burns it into a digital optical projection device; projectsa structured light texture using a digital optical projection device, and simultaneously acquires a texture image by a binocular camera; Decodes the texture image, and restore the true phase value byusing the median filtering based phase correction algorithm; according to the polar line based phase binary search algorithm, locate the pixel points in the a stereo cameras having the closest absolute phase values; use the binocular to demarcate the result, and generate a point cloud by the inverse triangulation. The invention combines the structured light projection with the binocular camera, and uses a plurality of algorithms to realize precise measurement of the image with high precision.
Owner:深圳市艾视铂智能技术有限公司

Successive approximation register type analog-to-digital converter and signal conversion method thereof

The invention discloses a successive approximation register type analog-to-digital converter and a conversion method thereof. The successive approximation register type analog-to-digital converter comprises a negative capacitor array, a positive capacitor array, a comparator, a successive approximation register type logic controller and a digital decoding circuit, wherein the negative input end ofthe comparator is connected with the negative capacitor array, the positive input end of the comparator is connected with the positive capacitor array, and the successive approximation register typelogic controller is connected with the output end of the comparator and the digital decoding circuit. Decision errors generated in early steps can be effectively suppressed by using a redundant structure. Compared with a traditional structure based on a binary search algorithm, the most important difference is that the sum of the weights of low-order capacitor banks of the redundant structure is higher than the weights of the adjacent capacitor banks. By redistributing the capacitors in the negative capacitor array and the positive capacitor array and inserting a new capacitor bank, the weightcorresponding to the high-order capacitor bank is less than the sum of the weights of the low-order capacitor banks, and a redundant structure is achieved. The number of the used capacitors can be reduced by adopting a segmented structure for the capacitor array, and the power consumption is reduced.
Owner:TSINGHUA UNIV

Stability analysis method and device for airplane structure rectangular flat plate

ActiveCN106021770AThe stability analysis results are reasonable and reliableStrong reliabilityGeometric CADSpecial data processing applicationsClassical mechanicsStructural engineering
The embodiment of the invention provides a stability analysis method and device for an airplane structure rectangular flat plate. The method comprises the steps that electronization is carried out on a curve chart of dual-pressure shearing and buckling related curves of the rectangular flat plate, and curve data is obtained, wherein the x-coordinates, the y-coordinates and values on the curves of the curve chart are marked as CurveRx, CurveRy and CurveRs in the curve data respectively; Rx, Ry and Rs are calculated according to the compression allowable stress sigma ccrx of the rectangular flat plate in the X direction, the compression allowable stress sigma ccry of the rectangular flat plate in the Y direction, the shearing allowable stress tau cr, the compression working stress sigma cx in the X direction, the compression working stress sigma cy in the Y direction and the shearing working stress tau; the CurveRx value, the CurveRy value and the CurveRs value meeting formula (I) are sought in the curve data based on a binary search algorithm; the safety margin MS=K-1 of the rectangular flat plate is calculated; the stability of the rectangular flat plate is analyzed according to the safety margin MS. By means of the method and device, the worked out safety margin is high in scientificity and reliability, and therefore the stability analysis result of the airplane structure rectangular flat plate is more reasonable and reliable.
Owner:SHANGHAI GONGFANG SOFTWARE CO LTD

Non-sample point monitoring method aiming at AQI (air quality index) sparse monitoring

The invention discloses a non-sample point monitoring method aiming at AQI (air quality index) sparse monitoring. The method comprises the following steps: building an extension field intensity single-parameter model, and introducing a parameter as shown in the specification to control the field intensity attenuation degree; obtaining a relational graph between the parameter and a mean-square error on the basis of sample data; solving the optimal value as shown in the specification by virtue of a binary search algorithm; building an extension field intensity dual-parameter model, adding a parameter as shown in the specification to adjust the field intensity influence range, and obtaining a relational graph between the parameters and the mean-square error on the basis of the sample data; solving the optimal combination of the parameters by virtue of an iterative bilinear interpolation algorithm; and carrying out spatial interpolation calculation of AQI spare monitoring data by virtue of a single-parameter or dual-parameter extension field intensity model aiming at the region corresponding to the sample data. The method disclosed by the invention has the advantages of simple model and high interpolation precision, and is easily popularized and applied to different regions and other types of spatial data except for AQI.
Owner:WUHAN UNIV

Lora terminal energy-saving method based on binary search time slot randomization communication mechanism

The invention discloses a Lora terminal energy-saving method based on a binary search time slot randomization communication mechanism, which comprises an algorithm adopted by a Lora terminal, an MCU used by a terminal, and a Lora radio frequency module. The algorithm adopted by the Lora terminal Class B includes the following steps: S1: using the binary search algorithm to select and set an appropriate PingNb when a node receives a Beacon; S2: obtaining the offset PingOffset of a start time point of a Ping Slot of each node through time slot randomization; S3: entering the Ping Slot for data reception. The terminal algorithm uses the binary search algorithm to select and set the appropriate PingNb. Each time, the selection range can be reduced by half, and the set PingNb can be quickly andaccurately selected, which greatly shortens the communication time and saves more energy. The time slot randomization is adopted to obtain a cheap amount, it can be ensured that only one node in thePing Slot performs data, and additional energy consumption due to communication system collision or monitoring overload cannot be caused. The Lora terminal energy-saving method can effectively reducepower consumption and achieve energy saving.
Owner:FOSHAN SHUNDE SUN YAT SEN UNIV RES INST +2

Wave filter bandwidth calibrating circuit

InactiveCN103716040AHigh Bandwidth AccuracyBandwidth Accuracy GuaranteedGenerator stabilizationCapacitanceBand width
The invention provides a wave filter bandwidth calibrating circuit. According to the technical scheme, the wave filter bandwidth calibrating circuit comprises an oscillator, a counter, a differential comparator, a register, a frequency divider, a minimum error storage module and a binary search algorithm module, wherein the binary search algorithm module is used for generating a frequency control code and outputting the frequency control code into the oscillator and the minimum error storage module; the oscillator is used for generating a corresponding oscillation signal and outputting the oscillation signal into the counter; the minimum error storage module is used for storing the frequency control code; the counter is used for mounting the numbers of rising edges of the oscillation signal generated by the oscillator and outputting a counting result into the differential comparator; the differential comparator is used for outputting an error absolute value obtained in a comparison mode into the minimum error storage module and outputting an error symbol into the binary search algorithm module; the minimum error storage module is used for storing the error absolute value. Compared with a wave filter designed by an existing wave filter bandwidth calibrating circuit, as the wave filter bandwidth calibrating circuit provided by the invention is used, the numbers of capacitors or resistors required by the wave filter are greatly decreased, the area is saved and the design complexity is reduced.
Owner:NAT UNIV OF DEFENSE TECH +1

Low-voltage SAR ADC switch switching method based on charge recovery

The invention discloses a low-voltage SAR ADC (Synthetic Aperture Radar Analog-to-Digital Converter) switch switching method based on charge recovery, which comprises the following steps: sampling stage differential input signals Vip and Vin are connected to top polar plates of P-end and N-end capacitor arrays through sampling switches, reference voltages Vref and gnd are connected to bottom polarplates of P-end and N-end corresponding capacitors, the capacitor arrays are pre-charged; and the sampling switches are disconnected in the transforming stage. the comparator compares the voltages ofthe top electrode plates of the P-end capacitor array and the N-end capacitor array from the MSB bit to the LSB bit in sequence to obtain digital codes of corresponding bits, floating and voltage switching of corresponding capacitors of the P-end capacitor array and the N-end capacitor array are controlled according to the digital codes, and a binary search algorithm is completed. According to the invention, 100% capacitor array switching energy can be saved, extra third reference voltage does not need to be generated, the circuit is suitable for design under near threshold voltage, in a conversion stage, common-mode voltage of top polar plates of the P-end capacitor array and the N-end capacitor array is always kept constant, and the design difficulty of a comparator is reduced.
Owner:SOUTHEAST UNIV

Client HTTP retrieval method for Ogg format time slices of URI

The invention discloses a client HTTP (Hyper Text Transport Protocol) retrieval method for Ogg format time slices of URI (Uniform Resource Identifier), which comprises the following steps: parsing a fragment URI, and acquiring a primary resource URI of the fragment and a time interval of the fragment; requesting a sever and acquiring a header byte of the primary resource; applying a binary search algorithm to send a request to the server, so that the time interval of the fragment is mapped into a byte range of the fragment; requesting the server and acquiring the mapped byte range of the fragment; and modifying the position information of each data page within the byte range of the fragment, and combining with the header byte to form a fragment resource file. The disclosed client HTTP retrieval method for Ogg format time slices of URI can support the W3C media fragment URI 1.0 standard; the client applies the binary search algorithm to requesting a small amount of bytes from the traditional server and then completes the mapping of the time slice URI to the corresponding byte range in the primary resource, and generates a media fragment file (to support a variety of multiplexing of the fragment) after acquiring the byte range from the traditional server, so as to greatly save the network communication bandwidth and shorten the communication latency.
Owner:HOHAI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products