Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

178results about How to "Simple concept" patented technology

CFD (Computational Fluid Dynamics) accelerating method for multi-region structured grids on GPU (Ground Power Unit) based on grouped multi-streams

The invention discloses a CFD (Computational Fluid Dynamics) accelerating method for multi-region structured grids on a GPU (Ground Power Unit) based on grouped multi-streams, and aims to accelerate the CFD application of the multi-region structured grids running on the GPU. The technical scheme is as follows: the method comprises the following steps of: constructing a CPU (Central Processing Unit) and GPU software and hardware platform, and deploying CFD application software of the multi-region structured grids; implementing grouped multi-stream management software and time step advancing software, setting a grouped multi-stream parameter, a CFD time iteration step number and a convergence condition, implementing GPU storage management software to initialize the usage mode of a storage space of the GPU, pre-assigning the storage space of the GPU, and adjusting the storage of the GPU as required; and implementing the grouped multi-stream management software in time step iteration, and finishing the multi-stream calculation for the CFD application of the multi-region structured grids by using the GPU. The CFD accelerating method can be used for effectively accelerating the CFD application of the multi-region structured grids running on the GPU, calculating multiple grid sub-regions on the overlapped GPUs and realizing the communication between the CPU and the GPU, so that the expense for data transmission between the CPU and the GPU is hidden, and the limitation of smaller whole video memory volume of the GPU is relieved. In addition, the CFD accelerating method is simple and easy to realize and strong in universality.
Owner:NAT UNIV OF DEFENSE TECH

Radar suppressing jamming and deception jamming identification method based on signal cone

The invention discloses a radar suppressing jamming and deception jamming identification method based on a signal cone. The radar suppressing jamming and deception jamming identification method mainly aims to solve the problems that jamming characteristics extracted in the prior art are not steady, and the identification rate of jamming types is low under the condition of a low or high jamming to noise ratio. The radar suppressing jamming and deception jamming identification method comprises the steps that 1, target or jammed baseband signals are obtained; 2, jamming signal error angles mu between jamming signals and a real target echo signal are calculated; 3, a threshold angle theta is set as 80 degrees, the signal cone is obtained by using theta as a cone angle and using the real target echo signal as a center axis, the jamming signals located outside the cone are defined as suppressing jamming, and the jamming signals located inside the cone are defined as deception jamming; 4 the jamming signal error angles mu are compared with the threshold angle theta, and the types of jamming are determined. Jamming characteristics extracted in the radar suppressing jamming and deception jamming identification method are steady, the types of the suppressing jamming and the deception jamming are effectively identified by using the conception of the signal cone under the condition of the high or low jamming to noise ratio, and the radar suppressing jamming and deception jamming identification method can be used for anti-jamming, target detection and target tracking of radar.
Owner:XIDIAN UNIV

Switched circuit fault diagnosis method based on wavelet transformation and ICA (independent component analysis) feature extraction

The invention discloses a switched circuit fault diagnosis method based on wavelet transformation and ICA (independent component analysis) feature extraction. The switched circuit fault diagnosis method includes the steps of firstly, performing classifier training and fault dictionary construction, namely, based on circuit simulation, acquiring feature parameters by a method based on wavelet transformation and ICA feature extraction, and constructing a fault dictionary and a training classifier based on the feature parameters; secondly, performing fault diagnosis, namely, acquiring the feature parameters aiming at a switched current circuit to be diagnosed by referring to the fault dictionary and by the method based on wavelet transformation and ICA feature extraction, inputting the feature parameters into a trained classifier, and subjecting the switched current circuit to be diagnosed to fault diagnosis to obtain output signals of the classifier, namely, fault diagnosis results. The switched circuit fault diagnosis method based on wavelet transformation and ICA feature extraction has the advantages of ingenious concept, easiness in implementation, simulation proving and capability of distinguishing various fault types more accurately as compared with an existing method.
Owner:CHANGSHA UNIVERSITY

Batch scheduling method achieving minimum total completion time based on product family sorting

Disclosed is a batch scheduling method achieving minimum total completion time based on product family sorting used for a reenterable production line. An objective function is a minimum total completion time of a scheduling batch, different product families of a buffering device in front of a reenterable batch processor are used as researching objects through model resolving, then workpieces of the product family with the highest priority are used as researching objects, the batch scheduling method achieving the minimum total completion time based on the product family sorting is implemented step by step by utilizing a product family weighting shortest processing time prior rule, a maximum reenterable time prior rule, a first-come first-service rule and a full batch rule, and implementation of all scheduling periodical tasks is achieved under a rolling time domain strategy. The batch scheduling method achieving the minimum total completion time based on the product family sorting does not need to implement group batch and batch sorting of workpieces of different product families under a regular situation, greatly lowers time complexity of an algorithm, can achieve real-time optimized scheduling of a reenterable batch processor by using an accurate algorithm, meet product requirement of achieving minimum total completion time of an semiconductor industry as a purpose, and is simple in concept, convenient to achieve, and capable of facilitating popularization usage of reenterable industries like semiconductors and the like.
Owner:ANHUI UNIVERSITY OF TECHNOLOGY AND SCIENCE

Three-dimensional structure topology optimization design method and device with smooth boundary expression

The invention discloses a three-dimensional structure topology optimization design method and device with smooth boundary expression, and belongs to the field of structure topology optimization. The method comprises steps of establishing a mathematical model of an optimization problem based on bidirectional progressive topological optimization, and carrying out parameter initialization and finiteelement analysis by combining a finite element model of a target structure, so that a unit displacement matrix and a unit target function are obtained, and a unit sensitivity degree is obtained; filtering and averaging the node sensitivity degrees of the units, and then performing node evolution to generate a new design; judging whether the volume ratio and the convergence condition are simultaneously met or not for the new design; and if yes, obtaining an optimal design scheme, otherwise, returning to the finite element analysis step, and starting loop iteration optimization. According to themethod, the designed three-dimensional structure can always have a smooth structure boundary under the condition of dividing the small grid size, post-processing operations such as curve/surface fitting are not needed, and the defect that an existing method seriously depends on the grid size is effectively avoided.
Owner:HUAZHONG UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products