Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

346results about How to "Design more" patented technology

Circuitry and methodology to establish correlation between gate dielectric test site reliability and product gate reliability

A method and system for predicting gate reliability. The method comprises the steps of stressing a gate dielectric test site to obtain gate dielectric test site data and using the test site data to predict gate reliability. Preferably, the test structure and the product structure are integrated in such a manner that a test site occupies some of the product area and the product itself occupies the remainder of the product area. A preferred methodology, more specifically, is as follows: (1) Test structures at start both in parallel stress mode and in ring oscillator or “product” mode; (2) Analyze the breakdown data as per the present state of the art for each of the areas based on the parallel stress mode; (3) Combine the above breakdown distributions using the area scaling to improve the confidence bounds of the Weibull slope of the cumulative distribution function; (4) Test the ring oscillators in the product mode to determine how many of the stress fails are also product fails as defined by an operational degradation; (5) Subdivide the failures to determine the relationship between the first fail, and the second fail, and the nth fail; (6) Investigate which stress fail, if not the first stress fail, is more likely to cause a product fail as defined by operational degradation; and (7) Based on the subdivision in step 5 and the results in step 6, make projection based on that fail which is most likely to cause fail. The methodology as outlined above bridges between dielectric stress fails and product degradation both in the case of each stress fail causing a product degradation, as well as in the case where more than one stress fail occurs before any product degradation occurs. And this relationship can be quantified.
Owner:INT BUSINESS MASCH CORP

System and method for automatically designing communications circuits

A software interface used in designing communications circuits receives input from a user (20). In response, the software interface initiates accessing of a route plan (16) comprising a first route point group (38) associated with a first circuit end point (34), a second route point group (38) associated with a second circuit end point (34), and one or more routes (32) connecting the first and second route point groups (38). Each route (32) is available for use in designing the circuit. The software interface also initiates selection of a route (32) according to the route plan (16) and initiates the automatic assignment of the selected route (32) to the circuit in designing the circuit. The software interface provides information to the user (20) reflecting assignment of the route (32) to the circuit. The route plan (16) may be selected from among multiple route plans (16) according to a service application (14) automatically derived from an associated circuit order. The software interface may initiate assignment of equipment to the circuit at one or more points along the selected route (32) according to an equipment assignment template (18) specifying characteristics of the equipment. The template (18) may be selected from among multiple templates (18) according to a service application (14).
Owner:AGILE SOFTWARE CORPORATION
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products