Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

84results about How to "Phase accurate" patented technology

System and method for determination of position

A system and method of determining and reporting on the position of a wireless device relative to a group of other wireless devices dispersed within a specified geographic area. The system includes at least one Query Unit, three or more Responding Units disposed at determinable locations within the specified geographic area, and one or more Mobile Units, which may correspond to additional Responding Units or units that function only as receivers. The Query Unit sequentially queries the Responding Units, and, responsive to the respective query messages, the Responding Units transmit corresponding response messages. One or more of the Mobile Units receive the query and response messages, and generate, for each query-response message pair, a set of time-difference-of-arrival (TDOA) measurements, which are used by the Mobile Units to determine their positions relative to the Responding Units. The Mobile Units record the times-of-arrival (TOAs) of the query message and the response messages at their respective receivers, and calculate the TDOAs based on the recorded TOAs. The TDOAs are then analyzed to determine the time differences due to the differences in lengths of the respective message propagation paths. The position of each Mobile Unit can then be computed using computation techniques typically employed in Long Range Navigation (LORAN) receivers, or any other suitable computation technique.
Owner:STEELE CHRISTIAN

Three-phase phase-locked loop method appropriate for photovoltaic grid connected low voltage ride through

The invention provides a three-phase phase-locked loop method appropriate for photovoltaic grid connected low voltage ride through and relates to the field of solar power generation power supply, in particular to a three-phase phase-locked loop which has a function of low voltage ride through. The three-phase phase-locked loop method appropriate for the photovoltaic grid connected low voltage ride through solves the problems that an existing phaselock technique needs to consider influences of zero wander, and an existing detection method does not consider influences brought by measuring voltage deviation on voltage detection. The three-phase phase-locked loop method appropriate for photovoltaic grid connected low voltage ride through includes a first step of inputting network voltage v to a second-order orthogonal signal generator and outputting two sinusoidal signals v' and qv', wherein phases of the two sinusoidal signals differs by 90 degrees; a second step of calculating the signals v' and qv', obtaining line voltage amplitude VRMS, and converting the line voltage amplitude VRMS into phase voltage amplitude VP; a third step of inputting the signals v' and qv' into the phase-locked loop, locking a line voltage phase angle theta1, detecting the line voltage phase angle theta1, and converting the line voltage phase angle theta1 into phase voltage phase angle thetap; and a fourth step of conducting grid connection according to the phase voltage amplitude VP and the phase voltage phase angle thetap by means of an inverter current control strategy, and achieving the photovoltaic grid connected low voltage ride through. The three-phase phase-locked loop method appropriate for the photovoltaic grid connected low voltage ride through is appropriate for photovoltaic power stations.
Owner:WUXI MEIKAI ENERGY TECH

Frequency discriminator, PAM4 clock data frequency locking method, recovery method and circuit

The invention provides a frequency discriminator, a PAM4 clock data frequency locking method, a PAM4 clock data frequency recovery method and a PAM4 clock data frequency locking circuit. The method comprises the following steps: respectively sampling data and edges of an input signal by adopting a data and edge sampling clock; Obtaining a logic result of the speed of the sampling clock according to the sampling data of at least two adjacent clock periods and the sampling edge between the two sampling data; Determining the frequency of the sampling clock relative to the input signal based on the logic results of at least three adjacent clock periods, and enabling the frequency of the sampling clock to be equal to that of the input signal; based on the Bang-Bang logics, adjusting the phase of the sampling clock, so that the sampling edge of the sampling clock is respectively positioned in the data of the input signal and the middle area of the edge. The non-reference clock frequency locking and phase locking technology is adopted, so that the frequency and the phase can be accurately locked; The requirement for the frequency difference between the starting frequency of the voltage-controlled oscillator and an input signal is low, the clock data recovery function of the large-range input data rate can be supported, the application range is wide, and the stability is high.
Owner:PHOTONIC TECH SHANGHAI CO LTD

System and method for estimating phase offset in a communication system

A system and method for estimating phase offset between a local oscillator and a transmitted input signal in a communication system comprises a differential detector and a phase compensation stage for compensating for phase errors in an output signal from the differential detector. The output signal from the differential detector is rotated in a decision-based rotation stage coupled to the outputs of the differential detector and the phase compensation stage. The rotation is based on a decision made using the output signal from the phase compensation stage. An accumulation stage accumulates the output signal from the decision-based rotation stage for a number of symbols in the transmitted input signal. A normalization stage normalizes the output signal from the accumulation stage and the normalized output signal corresponds to a phase offset of the local oscillator relative to the transmitted input signal. The phase compensation stage has a further input to which the phase offset is applied to compensate the phase of a subsequently received symbol in the transmitted input signal. The phase offset between the local oscillator and the transmitted input signal is then estimated.
Owner:OKI TECHNO CENT SINGAPORE PTE

Three-phase phase-locked loop method suitable for photovoltaic connected grid low voltage ride-through

The invention discloses a three-phase phase-locked loop method suitable for photovoltaic connected grid low voltage ride-through, relates to the field of solar energy generating and power supplying, in particular to a three-phase phase-locked loop with the function of low voltage ride-through. The problems that affectation of zero wander is considered in existing phase-locked technology and affection on voltage detection due to measured voltage displacement is not considered in an existing detection method are solved. Firstly, voltage v of a power grid is input to a second order orthogonal signal generator and two sinusoidal signal (v' and qv') with a phase difference of 90 degrees are output. Secondly, the signal v' and the signal qv' are calculated to obtain a line voltage amplitude (VRMS) and the phase voltage amplitude (VRMS) is converted into a phase voltage amplitude VP. Thirdly, the signal v' and the signal qv' are input into the phase-locked loop and a line voltage phase angle theta 1 is locked and detected. The line voltage phase angle theta 1 is converted into a phase voltage phase angle theta p. Fourthly, based on the phase voltage amplitude VP and the phase voltage phase angle theta p, a inverter current control strategy is used for grid connecting and photovoltaic connected grid low voltage ride-through is achieved. The three-phase phase-locked loop method suitable for photovoltaic connected grid low voltage ride-through is suitable for photovoltaic power stations.
Owner:HARBIN INST OF TECH

Ultrasonic-wave fetal heart monitor and digital demodulation method for echo signal of ultrasonic wave fetal heart monitor

The invention discloses an ultrasonic-wave fetal heart monitor and a digital demodulation method for an echo signal of the ultrasonic wave fetal heart monitor. The digital demodulation method includes the steps that A, a main control module outputs a control order to control a CPLD module to output a pulse excitation signal; B, the pulse excitation signal is amplified through a signal amplification module, and is processed through an impedance inverter circuit to be transmitted to an ultrasonic probe to be excited; an ultrasonic echo is received through the ultrasonic probe and converted into the echo signal; C, the echo signal is subjected to analog-digital conversion through an analog-digital conversion module to generate the digital echo signal, the digital echo signal is transmitted to the CPLD module to be subjected to digital demodulation to generate an I signal and a Q signal, and the I signal and the Q signal is fed back to the main control module; D, the main control module receives the I signal and the Q signal to output the control order again to the CPLD module, and transmits the I signal and the Q signal to a display screen to be displayed. A more-real I/Q signal envelope and a more-real frequency-shift signal envelope can be obtained, and the problem of the double heart rate is solved; tissue movement at the specific depth can be further monitored.
Owner:SHENZHEN UNIV

DAC-based radar digital T/R component transmission waveform generation method

The invention relates to a DAC-based radar digital T/R component transmission waveform generation method, and belongs to the technical field of phased array radar digital wave generation. The DAC-based radar digital T/R component transmission waveform generation method comprises six steps, and a baseband carrier waveform is added on the basis of a digital waveform that is directly generated by adigital-to-analog converter DAC to effectively widens the bandwidth of a digital signal; an additional frequency point generated by NCO in a field-programmable gate array FPGA + a stable frequency point in the vicinity of a required frequency point and generated by the digital-to-analog converter DAC are imported to ensure the accuracy of all frequency points in a radar transmission bandwidth, andmeanwhile, the radar frequency point switching rate is improved; the operation and implementation are simple and convenient, and a digital T/R component can generate transmission waveforms with accurate frequency points, high frequency point and phase switching speed, diverse waveforms, stable phase and large bandwidth. The problems that the digital signal bandwidth of the transmission waveform is relatively wide, a part of frequency points in the transmission bandwidth is not accurate, and that the frequency conversion speed is low caused by the own characteristic defects of the digital-to-analog converter DAC are solved.
Owner:JINGZHOU NANHU MACHINERY CO LTD

Distribution network electrical topology identification method and system based on edge calculation improved KNN

PendingCN112288015ARelieve pressureReduce computing and storage pressureCharacter and pattern recognitionTopology identificationData set
The invention discloses a distribution network electrical topology identification method and system based on an edge calculation improved KNN, and relates to the technical field of topology identification in the field of distribution networks, and the method comprises the steps: S1, obtaining user voltage data, and recording the user voltage data as a data set A; S2, dividing the data set A into atraining set and a test set, performing mean value filling processing, and recording the data set A as a training set B and a test set C; s3, improving a KNN classification algorithm, taking a samplein the test set C to calculate with the training set B, and determining a phase to which the sample in the test set C belongs; S4, adding tested samples in the test set C into the training set B forupdating, and recording the samples as a training set D; s5, repeating the step S3, calculating the next sample in the test set C and the training set D, and determining the phase to which the next sample in the test set C belongs; and S6, repeating the training set updating in the step S4 and the classification calculation in the step S3 to obtain all phases to which the test set C belongs, thereby overcoming the problems of low topology identification efficiency and overlarge data processing pressure of the acquisition master station in the prior art.
Owner:STATE GRID SICHUAN ELECTRIC POWER CORP ELECTRIC POWER RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products