Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.
5 results about "Fermi level pinning" patented technology
Filter
Efficacy Topic
Property
Owner
Technical Advancement
Application Domain
Technology Topic
Technology Field Word
Patent Country/Region
Patent Type
Patent Status
Application Year
Inventor
Fermi level pinning is behavior at semiconductor/metal interface that defies Schottky–Mott model and creates unexpected height of the Schottky barrier. This - in most modern transistors - create a big challenge for device engineering. The figure below is from Wikipedia.