Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

33results about How to "Fully etched" patented technology

Printed circuit board (PCB) etching equipment for production of electronic display screen

The invention relates to etching equipment, in particular to printed circuit board (PCB) etching equipment for production of an electronic display screen. The PCB etching equipment, which can be usedfor reducing labor intensity of a worker, is high in etching efficiency and is convenient to operate, for the production of the electronic display screen is provided by the invention. In order to solve the technical problem, the PCB etching equipment for the production of the electronic display screen comprises a left rack, a first pipeline, a first one-way valve, a support rod, a bottom plate, amobile device, a lifting device, a rotation device, a liquid transmission device and a second one-way valve, wherein the left rack is welded at a left side of the top of the bottom plate, and the liquid transmission device is arranged at a lower part of a right side of the left rack. By the PCB etching equipment, the rotation direction of an electric winding wheel is controlled, the effects of rapidly collecting and placing a PCB is achieved by matching of the electric winding wheel and a first spring, a rotation motor is controlled to rotate, a cam and a second spring are matched with each other, an etching liquid is stirred by rotating rotation blades, so that the PCB and the etching liquid are in full contact, and the etching efficiency is improved.
Owner:郑诗青

Sensor monocrystalline silicon etching device capable of etching uniformly

The invention relates to the technical field of sensors, in particular to a sensor monocrystalline silicon etching device capable of etching uniformly. A wafer shelf is composed of hollow cylindricalrotating columns and annular plates which are uniformly and fixedly connected with the outer walls of the rotating columns, and the lower end of the rotating column is sealed; a plurality of sliding holes with equal height are uniformly formed in the outer wall of each rotating column between every two adjacent annular plates, and the sliding holes are communicated with the inner walls of the rotating columns; a plurality of sliding chutes corresponding in position are respectively and uniformly formed in opposite surfaces of every two adjacent annular plates; each sliding hole is internally and slidably connected with a clamping plate penetrating the sliding hole, and each clamping plate is used for fixing a monocrystalline silicon wafer; and each clamping plate is slidably connected withthe sliding chutes, corresponding in the position, on the two adjacent annular plates. The sensor monocrystalline silicon etching device provided by the invention has the advantages that the device is easy to use, etching efficiency is improved, etching effect is improved and labor intensity of a worker is reduced.
Owner:蚌埠市龙子湖区金力传感器厂

Insulated gate bipolar transistor (IGBT) deep-trench photolithographic process

The invention relates to an insulated gate bipolar transistor (IGBT) deep-trench photolithographic process, and belongs to the field of microelectronics. The IGBT deep-trench photolithographic process aims to solve the problem of insufficient photoetching of patterns at the bottom of a deep trench. The process comprises the following steps: (1), coating an organic material on the surface of a substrate and in the deep trench, wherein the organic material is insoluble in a developer and can be etched; (2), removing the organic material on the surface of the substrate to make the remaining organic material to be filled in the deep trench; (3), coating photoresist on the surface of the substrate and the surface of the organic material; (4), exposing the photoresist; (5), removing the photoresist on the deep trench by using the developer; (6), etching the organic material in the deep trench and a wafer at the bottom of the deep trench; and (7), removing the photoresist on the surface of the bottom of the substrate to complete the etching of the IGBT deep trench. The IGBT deep-trench photolithographic process has the advantages that the organic material is filled in the IGBT deep trench, so that sufficient and regular etching of the bottom of the deep trench can be realized.
Owner:ZHUZHOU CRRC TIMES SEMICON CO LTD

Printed circuit board etching device and method

The invention relates to the technical field of circuit board processing, in particular to a printed circuit board etching device which comprises a feeding conveyor; a discharging conveyor; an etching box; and a positioning, overturning and conveying mechanism. The positioning, overturning and conveying mechanism comprises two groups of translation assemblies arranged on the two sides above the etching box, a synchronous assembly is arranged between the two translation assemblies, an overturning frame is arranged between the two translation assemblies, the two sides of the overturning frame are in transmission connection with the working end of each translation assembly, and a lifting plate is arranged at the bottom of the overturning frame; and two clamping parts are arranged at the top of the lifting plate, each clamping part comprises a [-shaped frame, first synchronous wheels are arranged on the two sides of the interior of each [-shaped frame, and a plurality of protruding parts are arranged on the exterior of each synchronous belt. A circuit board is driven to translate repeatedly through the protruding parts arranged on the two first synchronous belts, so that the circuit board is fully etched during etching, and the etching precision and integrity of the circuit board are improved.
Owner:山西汇诚晋海科技有限公司

Contact hole etching method of CMOS device and CMOS device manufacturing method

The invention provides a contact hole etching method of a CMOS (Complementary Metal Oxide Semiconductor) device and a manufacturing method of the CMOS device, which are characterized in that after a device layer is formed through a front-end process, an etching stop layer is formed on a grid electrode and an active region of the device layer, a carbon cap layer is formed on the etching stop layer, or a carbon-rich layer is formed on the surface layer of the etching stop layer through ion implantation carbon in the etching stop layer, and the carbon cap layer is formed on the surface layer of the carbon-rich layer. And forming an interlayer dielectric layer on the etching stop layer. Due to the existence of the carbon cap layer or the carbon-rich layer above the etching stop layer, when the etching stop layer with relatively shallow depth is etched, a large amount of polymer is formed in the etching stop layer, and the polymer can protect the etching stop layer to be further etched. Therefore, in the subsequent etching process of the contact hole with the relatively deep depth, the contact hole with the relatively shallow depth can be effectively protected from an over-etching phenomenon until the etching of the contact hole with the relatively deep depth is completed. Therefore, the over-etching phenomenon is avoided, the deep contact hole can be fully etched, and the phenomenon of insufficient etching is avoided.
Owner:SIEN QINGDAO INTEGRATED CIRCUITS CO LTD

Semiconductor device and capacitor hole preparation method of semiconductor device

The present application relates to a preparation method of a capacitor hole and a semiconductor device including the capacitor hole. The preparation method includes: forming a stacked first dielectric layer, a first mask layer, a first pattern layer, a second dielectric layer, and a second dielectric layer on a substrate. A mask layer and a second pattern layer; the first pattern layer and the second pattern layer form a grid; a third mask layer is formed on the second pattern layer to cover the second mask layer of the edge area and expose the middle area the second mask layer; etch the exposed second mask layer until the second dielectric layer is exposed; etch the exposed second dielectric layer until the first pattern layer and the first mask layer are exposed; remove the third mask film layer, etch the exposed first mask layer and the second pattern layer and the second mask layer in the edge area until the first dielectric layer is exposed, the etching selectivity ratio of the second mask layer and the first mask layer If it is greater than 1, the exposed first dielectric layer is etched to form a capacitor hole. In the present application, while etching the first mask layer in the middle area, the line height in the edge area is etched and reduced.
Owner:CHANGXIN MEMORY TECH INC

Titanium chip alkaline etching and smoothing process

InactiveCN105256317AReduce titanium lossAlkali consumption decreasedChemistryTitanium
The invention discloses a titanium chip alkaline etching and smoothing process. The titanium chip alkaline etching and smoothing process includes the steps that 1, titanium chips are put into a cleaning tank; 2, the cleaning tank is lifted into an alkaline water tank with the temperature of 55-65 DEG C and washed through alkaline cleanout fluid for 5-6 minutes under the high temperature; 3, the cleaning tank is lifted into a first clean water tank and soaked for 10-15 minutes and is lifted out for being dried in the shade for 5-8 minutes; 4, the cleaning tank is lifted into an acidity tank with the temperature of 40-50 DEG C and washed through acid fluid for 3-5 minutes under the high pressure; and 5, the cleaning tank is lifted into a second clean water tank and soaked for 10-15 minutes. The titanium chip alkaline etching and smoothing process is scientific, selected raw materials are configured scientifically, pressing stirring is conducted in the alkaline cleanout fluid preparation process, existing structures of the raw materials can be changed, molecules are dispersed, recombined and fused, alkaline etching can be fully conducted on titanium chips through the cleanout liquid, alkaline etching treatment of the titanium chips can be effectively achieved, the surfaces of the titanium chips are smooth and flat, and the separated-out precipitating amount is reduced; and the situation that an etching reaction is insufficient or severe is avoided, the titanium loss and alkaline consumption are lowered, and the produced cleanout liquid is good in stability and long in service life.
Owner:SUZHOU HAIAN TITANIUM IND CO LTD

Chip processing equipment capable of fully etching wafer

The invention relates to the field of chips, in particular to chip processing equipment sufficient in wafer etching, which comprises a box body, a supporting plate, a cleaning tank and an etching tank, the supporting plate is fixedly connected to the top end of the left side wall of the box body, the cleaning tank is mounted on the front side of an inner cavity of the box body, the etching tank is mounted on the rear side of the inner cavity of the box body, and the chip processing equipment further comprises a dustproof shell, the box body is fixedly connected to the top end of the box body; the feeding and discharging mechanism is mounted on the front side of the top end of the inner cavity of the dustproof shell; the diving mechanism is mounted at the top end of the inner cavity of the dustproof shell; the feeding and discharging mechanism comprises two first air cylinders which are installed on the left side and the right side of the top end of an inner cavity of the dustproof shell correspondingly. The top plate is mounted at the output end of the first air cylinder; and the first motor is mounted in the center of the top end of the top plate. According to the invention, automatic feeding and discharging of the wafer are realized, time and labor are saved, hand skin of a worker is prevented from being corroded, in addition, the purpose of fully etching and cleaning the wafer is achieved, the etching effect is strong, and the etching effectiveness is ensured.
Owner:智多多(沈阳)科技有限公司

Semiconductor device, and capacitance hole preparation method thereof

The invention relates to a capacitor hole preparation method and a semiconductor device comprising a capacitor hole. The preparation method comprises the following steps: forming a first dielectric layer, a first mask layer, a first pattern layer, a second dielectric layer, a second mask layer and a second pattern layer which are stacked on a substrate; enabling the first pattern layer and the second pattern layer to enclose a grid; forming a third mask layer on the second pattern layer to cover the second mask layer in the edge region and expose the second mask layer in the middle region; etching the exposed second mask layer until the second dielectric layer is exposed; etching the exposed second dielectric layer until the first pattern layer and the first mask layer are exposed; and removing the third mask layer, etching the exposed first mask layer and the second pattern layer and the second mask layer in the edge region until the first dielectric layer is exposed, etching the exposed first dielectric layer until the etching selection ratio of the second mask layer to the first mask layer is greater than 1, and forming a capacitor hole. According to the invention, while the first mask layer in the middle area is etched, the line height of the edge area is etched and reduced.
Owner:CHANGXIN MEMORY TECH INC

A igbt deep trench photolithography process

The invention relates to an insulated gate bipolar transistor (IGBT) deep-trench photolithographic process, and belongs to the field of microelectronics. The IGBT deep-trench photolithographic process aims to solve the problem of insufficient photoetching of patterns at the bottom of a deep trench. The process comprises the following steps: (1), coating an organic material on the surface of a substrate and in the deep trench, wherein the organic material is insoluble in a developer and can be etched; (2), removing the organic material on the surface of the substrate to make the remaining organic material to be filled in the deep trench; (3), coating photoresist on the surface of the substrate and the surface of the organic material; (4), exposing the photoresist; (5), removing the photoresist on the deep trench by using the developer; (6), etching the organic material in the deep trench and a wafer at the bottom of the deep trench; and (7), removing the photoresist on the surface of the bottom of the substrate to complete the etching of the IGBT deep trench. The IGBT deep-trench photolithographic process has the advantages that the organic material is filled in the IGBT deep trench, so that sufficient and regular etching of the bottom of the deep trench can be realized.
Owner:ZHUZHOU CRRC TIMES SEMICON CO LTD

Etching method of medium carbon steel substrate, antifriction and wear-resisting composite lubricating film and preparation method of antifriction and wear-resisting composite lubricating film

The invention provides an etching method of a medium carbon steel substrate. A mixed solution including FeCl3 and HCl is adopted for etching a medium carbon steel substrate material; and the concentration of the FeCl3 in the mixed solution ranges from 25 g / L to 75 g / L, and the concentration of the HCl in the mixed solution ranges from 25 g / L to 100 g / L. The invention further provides a method for preparing a composite lubricating film through the etching method. After being cleaned, etched medium carbon steel is dried, then the surface of the dried medium carbon steel is coated with a lubricating agent and then cured, and the antifriction and wear-resisting composite lubricating film is obtained. According to the method, only the mixed solution of the FeCl3 and the HCl is adopted for etching the medium carbon steel substrate material, the etching process can be completed within a short time, and the cost can be reduced. The antifriction effect of the composite lubricating film obtained through the scheme is good, the service life is prolonged, and the width of a grinding crack generated after sliding friction of 14400 s is not larger than 250 microns.
Owner:QINGDAO TECHNOLOGICAL UNIVERSITY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products