Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

140 results about "Graph design" patented technology

Text sentiment analysis method based on deep learning

The invention provides a text sentiment analysis method based on deep learning. The method comprises the following steps: (1) inputting text data, removing stop words, and extracting keywords to forma keyword set; (2) forming a dense sub-graph by constructing a keyword co-occurrence graph; vector representations of sentences in the sub-graphs and the document are obtained, and then the sentencesare distributed to the sub-graphs; designing edge connection and edge weight between the sub-graphs to form topological interaction graph expression of the document; and (3) taking the topological interaction diagram as the input of an Emo-GCN model, carrying out node feature extraction transformation, and then fusing local structure information to obtain a node aggregation matrix. The nonlinear transformation is carried out on the aggregated information. The Emo-GCN model adopts a hierarchical structure, and the features are extracted layer by layer. According to the method, the novel topological interaction graph is adopted to express the text information, then the graph convolutional neural network is used for text sentiment analysis, and the method still has strong adaptability. The method is applied to product recommendation, market prediction and decision adjustment, and has extremely high commercial value.
Owner:HARBIN ENG UNIV

Architectural design drawing system based on BIM technology and drawing method thereof

The invention provides an architectural design drawing system and method based on a BIM technology. The architectural design drawing system and method combine achievements of a two-dimensional drawingprinciple and a three-dimensional building information model. The architectural design drawing method automatically identifies and generates the annotation content by utilizing the model information,so that the workload of repeated manual operation required by a traditional drawing method is reduced, and the originally manually drawn graph becomes uniform and neat. The architectural design drawing method also brings more possibility for the transformation from a traditional two-dimensional drawing platform to a three-dimensional drawing platform, and meanwhile, improves the production capacity of the design industry. According to the architectural design drawing method, unnecessary engineering rework is reduced for subsequent engineering, and the risks of construction period delay and cost waste are reduced, and meanwhile, an effective solution is provided for improving the design quality, optimizing the design scheme and improving the design efficiency in the design industry, and the technical defects in the BIM software and actual construction drawing design process are overcome.
Owner:CHONGQING ARCH AGE DESIGN

Working condition conversion method of speed regulator of pumped storage unit

InactiveCN110513241AOvercome limitationsThe complex conversion relationship is clear and clearHydro energy generationMachines/enginesGraph designTheoretical computer science
The invention discloses a working condition conversion method of a speed regulator of a pumped storage unit. The method comprises the following steps: (1) a state set, an event set, a state conversionfunction and an action set of a finite state machine are obtained by combing through various working conditions, external input events, conversion conditions among the various working conditions andaction programs executed by the various working conditions of the pumped storage unit on the basis of a finite state machine principle, wherein the state set, the event set, the state conversion function and the action set of the finite state machine are used for describing working condition conversion of the pumped storage unit; and (2) based on the state set, the event set, the conversion function and the action set of the finite state machine, the multiple working conditions, complex conversion relations and execution programs of the pumped storage unit are programmed. The method has the advantages that the limitation of a conventional trapezoid graph and a graph design method is overcome, the occurrence of wrong working condition conversion is effectively prevented, and the overall reliability of equipment is improved.
Owner:NANJING NARI WATER RESOURCES & HYDROPOWER TECH CO LTD +4

Dynamic electronic mask plate system used for preparing monolithic integration capacitive touch screen through collage method

The invention discloses a dynamic electronic mask plate system used for preparing a monolithic integration capacitive touch screen through a collage method. The dynamic electronic mask plate system comprises a substrate bearing system, a visual identification system, a filling graph design system, an image data processing system, a dynamic digital mask graph adjustment system and an electronic mask plate system. An electronic mask is used to replace a fixed metal pattern photoresistance mask plate in the prior art, the position of a filling graph is adjusted according to the deviation position and the angle of inclination of a small piece of glass in the production of preparing the monolithic integration capacitive touch screen through the collage method, and the small piece of glass having position, height and angle deviations is exposed, so that the large-scale volume production of OGS touch screens is achieved, the production efficiency is improved, and the dynamic electronic mask plate system is widely applied to the manufacturing of a multilayer composite membrane layer in a touch screen, an electronic product, a photovoltaic product or a PCB (printed circuit board) or implementing of perforated locating and sleeving between layers.
Owner:ZHONGSHAN AISCENT TECH

Method for mapping digital-analog pin of analog layout to digital layout

The invention discloses a method for mapping a digital-analog pin of an analog layout to a digital layout. The method comprises the following steps of: 1, controlling an analog layout design tool to read digital-analog pin information of the analog layout; 2, controlling the digital-analog pin information read in the step 1 to perform format conversion according to program interface language similarities and differences corresponding to the analog layout design tool and the digital layout design tool; 3, controlling the digital-analog pin information to generate a digital-analog pin layout script according to the format conversion result in the step 2; and step 4, controlling a digital layout design tool to load the digital-analog pin layout script according to the digital-analog pin layout script generated in the step 3, and completing mapping of the digital-analog pin to the digital layout. According to the method, automatic mapping of the digital-analog pin information in the designof the analog layout package digital layout is realized, so that the time and energy consumed by a layout designer in the layout stage are reduced, and the processing period of information interaction of the digital template graph is greatly shortened.
Owner:AMICRO SEMICON CORP

Building design method based on BIM technology

The invention provides a building design method based on a BIM technology. The method comprises the following steps of conducting concept design: according to urban overall planning requirements and user requirements, building a preliminary model through site and environment simulation analysis, conducting scheme design: building a wind speed analysis model and a lighting analysis model on the preliminary model for simulation analysis, conducting scheme comparison and selection through analysis data and comprehensive factors, and estimating structure type selection, perfecting a scheme result: perfecting a scheme model, establishing a building center file database, covering the preliminary model with equipment rooms and pipeline lines, and forming an overall model, construction drawing design: importing the overall model design scheme into 3D max, carrying out collision detection and three-dimensional pipeline synthesis, adjusting and optimizing collided pipelines, and exporting an optimized two-dimensional construction drawing, and conducting projection imaging: using a BIM model rendering technology to present the optimization model design scheme, outputting various digital effect pictures of the design scheme, and stereoscopically presenting the digital effect pictures by using 3D projection.
Owner:山东新汉唐数据科技有限公司

Auxiliary chip design method for reducing simulation time

The invention discloses an auxiliary chip design method for reducing simulation time. The method comprises the following steps: firstly, establishing a standard element library; establishing a reference model of the analog integrated circuit according to function classification, wherein the reference model comprises element library information of automatic calling and combined connection, a parameter filling space and a part of blank modules needing to be manually designed; selecting a reference model in a development tool according to required functions, filling in parameters, generating a schematic diagram top layer circuit, each module sub-circuit and a form required by module verification, and importing the schematic diagram top layer circuit, each module sub-circuit and the form intoa schematic diagram editor to complete schematic diagram design; and finally, importing a layout design tool, calling the corresponding layout and drawing layout in the standard element library, and verifying, integrating and completely drawing. By applying the method provided by the invention, the consumed time caused by layout rearrangement due to schematic diagram adjustment can be reduced, meanwhile, the simulation time required by most module function verification is also reduced, and the chip design speed is greatly increased.
Owner:SUZHOU BATELAB MICROELECTRONICS

Door and window design and process planning integration method and system, server and readable storage medium

The invention provides a door and window design and process planning integration method and system, a server and a readable storage medium. The method comprises: acquiring door and window data information; constructing a door and window parameterization model according to the door and window data information; performing data analysis and extraction on the door and window parameterized model; and constructing a blanking process rule model based on the analyzed and extracted data. The door and window design and the data management system are integrated, and the problems of information repetitionand poor data consistency of users are avoided. The door and window graph design efficiency is improved, the requirement for interactive design of door and window graphs can be met, and the design requirement for various door and window graphs can be met; the integration level of a door and window system is improved, planning of a door and window discharging process rule during interactive designis met, and the discharging process rule can be directly driven by the design size to generate a discharging result; the integration and sharing of data are improved, effective product data can be provided for ERP and the like, and the data island phenomenon of a process planning system is avoided.
Owner:UNIV OF JINAN

Operation and maintenance troubleshooting implementation method and device, medium and equipment

The invention relates to the technical field of operation and maintenance monitoring, and provides an operation and maintenance troubleshooting implementation method and device, a medium and equipment, and the method comprises the steps: receiving a user knowledge graph design instruction, and carrying out the design of operation and maintenance knowledge through a knowledge graph design tool, andobtaining a visual operation and maintenance knowledge graph; receiving input operation and maintenance knowledge points, and constructing an operation and maintenance knowledge model according to the operation and maintenance knowledge points; converting the operation and maintenance knowledge model into an operation and maintenance knowledge program which can run and is self-defined according to operation and maintenance requirements of a user; and receiving input operation and maintenance data, calling the operation and maintenance knowledge program to realize troubleshooting of operationand maintenance faults, and outputting an operation and maintenance troubleshooting result. According to the operation and maintenance troubleshooting implementation method provided by the invention,a user can easily and quickly realize visualization and solidification of operation and maintenance knowledge, the operation and maintenance knowledge is automated, the operation and maintenance practical experience of the user is extracted and abstracted and then endowed to daily operation and maintenance work again, and the operation and maintenance efficiency is improved.
Owner:NEW H3C BIG DATA TECH CO LTD

Layout graph accurate matching inspection method

PendingCN111754479AAddresses the risk of mistaking overlay graphics for standard graphicsReduce computing timeImage enhancementImage analysisGraphicsAlgorithm
The invention provides a layout graph accurate matching inspection method, which comprises the following steps: reading a standard layout design, and finding out a reference graph; generating a bounding box for the reference graph; adding a mark graph to the reference graph according to the size and the position of the boundary frame; taking the reference graph, the boundary frame and the mark graph as reference units for matching calculation of a layout graph to be measured; checking the matching of the layout to be measured by using the reference units, and detecting whether the boundary frames of the adjacent reference units are overlapped or not when the reference pattern is overlapped with the to-be-detected layout pattern to be measured; if the boundary frames are overlapped, combining the overlapped adjacent boundary frames; and calculating the number of the mark graphs in the bounding frame, and if the number of the mark graphs in one bounding frame is greater than 1, judging that the layout graph corresponding to the bounding frame has an overlapping region. According to the method, the situation that the layout graphs are overlapped is checked, the risk that the overlapped graphs are mistakenly regarded as standard graphs in the checking process of the layout graph matching degree can be avoided, and the calculation time is shortened.
Owner:SHANGHAI HUALI MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products