Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

3results about How to "Stable duty cycle" patented technology

A clock signal processing method, system, storage medium and electronic device

PendingCN122593570AStable duty cycleAvoid phase shift problems
The application relates to a clock signal processing method, a system, a storage medium and an electronic device, and relates to the technical field of signal processing. The method comprises the following steps: performing direct current bias removal processing on a discretized clock input signal sequence to obtain a preprocessed signal; obtaining a signal amplitude peak value in a single clock cycle in the preprocessed signal, combining a target output amplitude, determining an adaptive gain coefficient corresponding to the single clock cycle, and determining a gain amplified signal based on the adaptive gain coefficient corresponding to the single clock cycle and the preprocessed signal; performing forward linear filtering and reverse linear filtering on the gain amplified signal through a target FIR filter to obtain a filtered signal; performing duty cycle closed loop correction processing on the filtered signal to obtain an initial output signal with stable duty cycle; and performing waveform edge optimization on the initial output signal based on the target output amplitude to obtain a final output signal. The application can improve the processing effect of the clock signal.
Owner:SUZHOU LAIR MICROWAVE INC

A rectification and voltage stabilization circuit based on 555 timer and reference voltage chip

The utility model discloses a rectification voltage stabilizing circuit based on 555 timer and reference voltage chip relates to power supply circuit technical field, the circuit in the utility model, provide stable reference voltage through reference voltage chip, according to the duty cycle of the output pulse of comparison result adjustment, can realize the high precision voltage stabilizing output, satisfy the power supply demand of high precision electronic equipment, utilize common 555 timer and reference voltage chip, compared with the dedicated voltage stabilizing chip, the cost is reduced obviously, has higher cost performance, is suitable for large -scale production and application, through the output signal in control 555 timer module, can conveniently adjust output voltage, to adapt to the demand of different load and application scene to voltage, the PWM circuit of 555 timer composition can realize higher power conversion efficiency, reduce power loss, improve the overall performance of circuit.
Owner:SHANGHAI HOLYSTAR INFORMATION TECH

Three-phase meter relay state detection circuit, method and electric energy meter

PendingCN122592185ARealize periodic detectionSolve the problem of being unable to locate the specific fault phase
The application discloses a three-phase meter relay state detection circuit, wherein the three-phase meter relay state detection circuit comprises a microswitch circuit, a transistor multi-state conversion circuit, a unidirectional power maintaining circuit and an I / O conversion circuit; the I / O conversion circuit is connected with the unidirectional power maintaining circuit, the transistor multi-state conversion circuit and an MCU respectively; the unidirectional power maintaining circuit is connected with the microswitch circuit and the transistor multi-state conversion circuit respectively; and the microswitch circuit is connected with the transistor multi-state conversion circuit. The application further discloses a three-phase meter relay state detection method and an electric energy meter. The application solves the technical problems of the existing three-phase split type relay state detection, such as too many wire harnesses, the incapability of being compatible with the 2-wire detection interface of the integrated relay, the high cost of the existing 2-wire scheme, the existence of a detection blind area and the incapability of being completely compatible with the 2-wire scheme using only the digital I / O port to detect the level state.
Owner:WASION GROUP HLDG