Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

73results about How to "Minimized contact resistance" patented technology

Methods of forming self-aligned contact structures in semiconductor integrated circuit devices

InactiveUS6881659B2Minimize parasitic capacitanceImprove reliabilityTransistorSolid-state devicesEtchingInterconnection
Methods of forming integrated circuit devices (e.g., memory devices) include the use of preferred self-aligned contact hole fabrication steps. These steps improve process reliability by reducing the likelihood that contact holes will become misaligned to underlying integrated circuit device structures and thereby potentially expose the structures in an adverse manner. Typical methods include the steps of forming a plurality of interconnection patterns on a substrate and then covering a surface of the interconnection patterns and a portion of the substrate with a capping insulating layer such as silicon nitride layer. The capping insulating layer is then covered with an upper interlayer insulating layer different from the capping insulating layer. The upper interlayer insulating layer and the capping insulating layer are then dry-etched in sequence to form a first narrow contact hole that exposes the substrate, but preferably does not expose the interconnection patterns. The first contact hole is then widened in a self-aligned manner using the capping insulating layer as an etch-stop layer. This widening step is performed by wet etching sidewalls of the first contact hole using an etchant that etches the upper interlayer insulating layer faster than the capping insulating layer. In this manner, the first contact hole may be formed to initially compensate for potential misalignment errors and then a self-aligned wet etching step may be performed to widen the first contact hole into a second contact hole so that low resistance contacts (e.g., contact plugs) can be provided therein.
Owner:SAMSUNG ELECTRONICS CO LTD

Instrument connection type unit pack combined cell cartridge

The present invention relates to an instrument connection type unit pack combined cell cartridge assembled into a compound cell interconnection mesh, and to a combined cartridge electricity storage device assembled into a compound unit interconnection mesh in which a plurality of cell cartridges are electrically interconnected. The unit pack combined cell cartridge of the present invention is configured such that a plurality of cells are interconnected into a unit pack using a suitable device (bus bar), and a plurality of unit packs are interconnected into a unitary cartridge using a suitable device (intermediate conductor plate).The combined cartridge electricity storage device of the present invention is configured such that a plurality of unit pack combined cartridges are accommodated in an outer case and interconnected into a serial or parallel compound interconnection structure to form a unitary system. The present invention interconnects cells, unit packs and cartridges using an easily connectible or separable instrument, to thereby allow for ease of assembly and improve productivity. In addition, the number of cells used in a unit pack, the number of unit packs used in a cartridge, and the number of cartridges used in an electricity storage device can be adjusted and changed to change current capacity and voltage capacity with ease.
Owner:MEGABESS +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products