Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

53 results about "Ferroelectric semiconductors" patented technology

Production method and application of lithium niobate/III family nitride heterojunction ferroelectric semiconductor film

The invention relates to a preparation method of a LiNbO3/III nitride heterostructure ferroelectric semiconductor thin film, the metal organic chemical vapor deposition method is firstly adopted to grow AlN/AlGaN and other heterostructure materials on a (0001)-plane sapphire substrate as a buffer layer or a compound substrate; then the buffer layer adopts a high-purify 5N ferroelectric material as a target material, the pulsed laser deposition method is used to obtain a high-quality ferroelectric material thin film on the heterostructure buffer layer or the compound substrate; the vacuum of a growth cavity is controlled to be more than 10 Torr; the temperature of the substrate is increased to 300 to 900 DEG C, then high-purity oxygen is introduced into the cavity, the oxygen pressure is controlled at 5 to 90 Pa; the frequency of a laser is adjusted to be 5HZ, the energy is 300mJ, the target material is carried out the laser pre-sputtering in advance for 3 to 5 minutes, and the surface pollution of the substrate is cleaned; finally, the pulsed laser is focused on the target material, and a target source is opened to grow the LiNbO3/III nitride heterostructure ferroelectric semiconductor thin film on the heterostructure compound substrate.
Owner:NANJING UNIV

Two-dimensional ferroelectric semiconductor channel ferroelectric dielectric layer field effect transistor and preparation method thereof

The invention discloses a two-dimensional ferroelectric semiconductor channel ferroelectric dielectric layer field effect transistor and a preparation method thereof. The two-dimensional ferroelectric semiconductor channel ferroelectric dielectric layer field effect transistor comprises an insulating substrate, a graphene grid electrode is arranged on the insulating substrate, and a two-dimensional ferroelectric dielectric layer and a metal grid electrode are arranged on the graphene grid electrode; and the two-dimensional ferroelectric dielectric layer is provided with a two-dimensional ferroelectric semiconductor channel, and the two-dimensional ferroelectric semiconductor channel is provided with a metal source electrode and a metal drain electrode which are separated from each other. The invention also comprises the preparation method of the two-dimensional ferroelectric semiconductor channel ferroelectric dielectric layer field effect transistor. According to the invention, the two ferroelectric bodies are combined with each other, and the bound charges of the two ferroelectric bodies at the interface can perform charge shielding on a depolarization field, so that the residual polarization of the ferroelectric bodies can be prolonged, and the problems that stable nonvolatile storage is difficult to realize and a silicon-based semiconductor process cannot be compatible in the prior art are effectively solved.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Ferroelectric semiconductor device and method for producing a memory cell

Ferroelectric semiconductor device with a memory cell, with a ferroelectric memory layer and a first conductive layer disposed on the ferroelectric memory layer; and a semiconductor device connected to the memory cell. The ferroelectric memory layer of the memory cell can include a mixed crystal with a group III nitride and a non-group III element.
Owner:FRAUNHOFER GESELLSCHAFT ZUR FOERDERUNG DER ANGEWANDTEN FORSCHUNG EV +1

Heterosynaptic electronic device based on two-dimensional ferroelectric semiconductor and preparation method of heterosynaptic electronic device

PendingCN113497063ARealize dual-input regulationMaintain ferroelectricitySolid-state devicesSemiconductor devicesSemiconductor materialsPhysical chemistry
The invention discloses a heterosynapse electronic device based on a two-dimensional ferroelectric semiconductor and a preparation method of the heterosynapse electronic device. The heterosynapse electronic device comprises a supporting substrate, a back gate electrode, a dielectric layer, a source-drain electrode and a packaging layer which are sequentially stacked from bottom to top, the source and drain electrode comprises a source electrode and a drain electrode, a conducting channel is arranged between the source electrode and the drain electrode, and the conducting channel is made of a III2-VI3 type two-dimensional ferroelectric semiconductor material; the source electrode and the drain electrode are respectively connected with two ends of the conducting channel and form Schottky contact with a Van der Waals interface; and the preparation method comprises the steps of preparing the packaging layer h-BN and the graphene electrode, preparing a PVA dry-method transfer film, performing dry-method transfer on the graphene electrode, preparing the graphene source and drain electrode and preparing the metal extraction electrode. The invention provides a memristive transistor which takes a III2-VI3 two-dimensional ferroelectric semiconductor material as a conducting channel, and realizes a heterosynaptic electronic device for regulating and controlling synaptic weight by inputting from two ends of a source electrode, a drain electrode and a grid electrode.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Photoelectric device based on ferroelectric PN junction, and preparation method thereof

The invention relates to a photoelectric device based on ferroelectric PN junction, and a preparation method thereof. The photoelectric device comprises: a substrate; a ferroelectric semiconductor material layer and a photosensitive material layer which are located on the substrate to form the PN junction, wherein the ferroelectric semiconductor material layer and the photosensitive material layer are partially overlapped in the vertical direction, and the PN junction is formed on the contact face of the ferroelectric semiconductor material layer and the photosensitive material layer; and a first electrode and a second electrode which are electrically connected with the ferroelectric semiconductor material layer and the photosensitive material layer respectively. The built-in potential can be formed after the ferroelectric semiconductor material and the photosensitive material in the PN junction are in contact, and after the grid voltage pulse is applied, the built-in potential can be regulated and controlled in a non-volatile manner, so that the short-circuit current of the device under illumination is regulated and controlled in a non-volatile manner, and the efficiency of the photoelectric device is further improved.
Owner:THE NAT CENT FOR NANOSCI & TECH NCNST OF CHINA

Method for improving photoelectric property of BLFO/ZnO heterojunction by utilizing ferroelectricity and piezoelectric optoelectronics effects

The invention discloses a method for improving the photoelectric property of a BLFO/ZnO heterojunction by utilizing ferroelectricity and piezoelectric optoelectronics effects and relates to the fieldof ferroelectric semiconductor heterojunction devices. A pulse bias voltage is applied to a BLFO/ZnO heterojunction device, ferroelectricity of the BLFO is called, the BLFO/ZnO heterojunction device calls the ferroelectricity of the BLFO, compressive strain is applied to the BLFO/ZnO heterojunction device to introduce a piezoelectric photoelectronic effect, a purpose of simultaneously calling ferroelectricity and piezoelectric photoelectronic effects is achieved, and the total driving force of current carriers is enhanced. The preparation method is advantaged in that the BLFO/ZnO heterojunction device is prepared by adopting a sol-gel method and a hydrothermal method, influence of the piezoelectric photoelectronic effect and the ferroelectric effect on the photovoltaic characteristics is researched, carrier transport operation is modulated by using a piezoelectric photoelectronic effect, an open-circuit voltage and a short-circuit current of the BLFO/ZnO heterojunction device are remarkably improved, external electric field polarization is introduced on the basis of compressive strain, the piezoelectric photoelectronic effect and ferroelectricity are called, the total driving forceof a heterojunction energy band structure and carriers is modulated, and therefore photoelectric performance of the heterojunction is improved.
Owner:HENAN UNIVERSITY

Micro-LED optical information sensing and storage unit, photonic integrated chip, array and preparation method

The invention discloses a Micro-LED optical information sensing and storage unit, a photonic integrated chip, an array and a preparation method. The information sensing and storage unit of the photonic integrated chip comprises a Micro-LED, a smooth layer, a ferroelectric semiconductor, a dielectric layer and a passivation layer which are sequentially aligned with one another and superposed from bottom to top; and the information sensing and storage unit also comprises a source electrode, a drain electrode and a grid electrode, wherein the source electrode and the drain electrode are respectively embedded into two sides of the bottom of the dielectric layer and are in contact with the ferroelectric semiconductor, and the grid electrode is embedded into the bottom of the passivation layer and is located at the middle position above the dielectric layer. According to the micro-LED optical information sensing and storage unit, the photonic integrated chip, the array and the preparation method of the invention, synchronous sensing and storage of optical information can be realized, the signal processing efficiency is improved, and the circuit structure is simplified. The micro-LED optical information sensing and storage unit has important application prospects in the fields of photon chips and image recognition in the future.
Owner:HUNAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products