Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

117 results about "Thermal cvd" patented technology

Process for PECVD of silicon oxide using TEOS decomposition

A high pressure, high throughput, single wafer, semiconductor processing reactor is disclosed which is capable of thermal CVD, plasma-enhanced CVD, plasma-assisted etchback, plasma self-cleaning, and deposition topography modification by sputtering, either separately or as part of in-situ multiple step processing. The reactor includes cooperating arrays of interdigitated susceptor and wafer support fingers which collectively remove the wafer from a robot transfer blade and position the wafer with variable, controlled, close parallel spacing between the wafer and the chamber gas inlet manifold, then return the wafer to the blade. A combined RF/gas feed-through device protects against process gas leaks and applies RF energy to the gas inlet manifold without internal breakdown or deposition of the gas. The gas inlet manifold is adapted for providing uniform gas flow over the wafer. Temperature-controlled internal and external manifold surfaces suppress condensation, premature reactions and decomposition and deposition on the external surface. The reactor also incorporates a uniform radial pumping gas system which enables uniform reactant gas flow across the wafer and directs purge gas flow downwardly and upwardly toward the periphery of the wafer for sweeping exhaust gases radially away from the wafer to prevent deposition outside the wafer and keep the chamber clean. The reactor provides uniform processing over a wide range of pressures including very high pressures. A low temperature CVD process for forming a highly conformal layer of silicon dioxide is also disclosed. The process uses very high chamber pressure and low temperature, and TEOS and ozone reactants. The low temperature CVD silicon dioxide deposition step is particularly useful for planarizing underlying stepped dielectric layers, either alone or in conjunction with a subsequent isotropic etch. A preferred in-situ multiple-step process for forming a planarized silicon dioxide layer uses (1) high rate silicon dioxide deposition at a low temperature and high pressure followed by (2) the deposition of the conformal silicon dioxide layer also at high pressure and low temperature, followed by (3) a high rate isotropic etch, preferably at low temperature and high pressure in the sane reactor used for the two oxide deposition steps. Various combinations of the steps are disclosed for different applications, as is a preferred reactor self-cleaning step.
Owner:APPLIED MATERIALS INC

Manufacturing method of semiconductor device and substrate processing apparatus

According to the present invention, flatness of a thin film formed on a substrate is improved without generating particles and lowering productivity. A method of manufacturing a semiconductor device includes a first thin film layer forming step A and a second thin film layer forming step B. In the first thin film layer forming step A, on the way of heating and raising the temperature of the substrate up to a film-forming temperature, a film-forming source supply in which an organic source gas is made adhere onto the substrate in yet unreacted state is performed (202), and thereafter, a RPO process (Remote Plasma Oxidation) in which an oxygen radical is supplied onto the substrate to form a first thin film layer is performed (203). In this first thin film layer forming step A, it is preferable to repeat the film-forming source supply onto the substrate and the RPO process more than once. In the second thin film layer forming step B, after the source gas is supplied onto the substrate by a thermal CVD method to perform a film-forming process (205) after raising the temperature of the substrate to the film-forming temperature, the RPO process is performed to form a second thin film layer on the first thin film layer with a predetermined film thickness (206).
Owner:KOKUSA ELECTRIC CO LTD

Manufacturing method of semiconductor device and substrate processing apparatus

According to the present invention, flatness of a thin film formed on a substrate is improved without generating particles and lowering productivity. A method of manufacturing a semiconductor device includes a first thin film layer forming step A and a second thin film layer forming step B. In the first thin film layer forming step A, on the way of heating and raising the temperature of the substrate up to a film-forming temperature, a film-forming source supply in which an organic source gas is made adhere onto the substrate in yet unreacted state is performed (202), and thereafter, a RPO process (Remote Plasma Oxidation) in which an oxygen radical is supplied onto the substrate to form a first thin film layer is performed (203). In this first thin film layer forming step A, it is preferable to repeat the film-forming source supply onto the substrate and the RPO process more than once. In the second thin film layer forming step B, after the source gas is supplied onto the substrate by a thermal CVD method to perform a film-forming process (205) after raising the temperature of the substrate to the film-forming temperature, the RPO process is performed to form a second thin film layer on the first thin film layer with a predetermined film thickness (206).
Owner:KOKUSA ELECTRIC CO LTD

Method for thin film deposition using multi-tray film precursor evaporation system

A method for depositing a Ru metal layer on a patterned substrate from a film precursor vapor delivered from a multi-tray film precursor evaporation system. The method comprises providing a patterned substrate in a process chamber of a deposition system, and forming a process gas containing Ru3(CO)12 precursor vapor and a carrier gas comprising CO gas. The process gas is formed by: providing a solid Ru3(CO)12 precursor in a plurality of spaced trays within a precursor evaporation system, wherein each tray is configured to support the solid precursor and wherein the plurality of spaced trays collectively provide a plurality of surfaces of solid precursor; heating the solid precursor in the plurality of spaced trays in the precursor evaporation system to a temperature greater than about 60° C. and maintaining the solid precursor at the temperature to form the vapor; and flowing the carrier gas in contact with the plurality of surfaces of the solid precursor during the heating to capture Ru3(CO)12 precursor vapor in the carrier gas as the vapor is being formed at the plurality of surfaces. The method further includes transporting the process gas from the precursor evaporation system to the process chamber and exposing the patterned substrate to the process gas to deposit a Ru metal layer on the patterned substrate by a thermal CVD.
Owner:TOKYO ELECTRON LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products