Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

46results about How to "Reduce dynamic loss" patented technology

VDMOS (Vertical Double-diffused Metal Oxide Semiconductor) transistor

The invention relates to a VDMOS (Vertical Double-diffused Metal Oxide Semiconductor) transistor, belonging to the field of semiconductor devices. The VDMOS transistor comprises a semiconductor substrate, an epitaxial layer, a source doping region, a channel region, a gate oxide layer and a polysilicon gate, and an insulation dielectric layer with a thickness larger than that of the gate oxide layer is deposited at the side of the channel region between the polysilicon gate and the gate oxide layer in a horizontal direction through PECVD (Plasma Enhanced Chemical Vapor Deposition) process. By introducing the insulation dielectric layer, the relative distance between the polysilicon gate and the epitaxial layer is increased, namely the distance between the two polar plates of the gate-drain capacitance of the device is increased, thus under the condition that the area of the polysilicon gate is not changed and the on-resistance of the device is not increased, the gate-drain capacitance of the device is effectively reduced; the charging and discharging time for the gate-drain capacitance during the switching of the MOS (Metal Oxide Semiconductor) transistor is greatly reduced, the switching speed of the MOS transistor is increased, the dynamic loss is reduced, and therefore the performance of the device is greatly improved.
Owner:GRACE SEMICON MFG CORP

Drive circuit for OLED (Organic Light Emitting Diode) panel

The invention provides a drive circuit for an OLED (Organic Light Emitting Diode) panel. The drive circuit comprises a line buffer and an output buffer. The input end of the line buffer is used for receiving a data voltage signal; the output buffer is electrically connected to the line buffer, a first multiplexer of the output buffer outputs one of the data voltage signal and the reference voltage signal through a first enable signal, and a second multiplexer of the output buffer outputs the other one of the data voltage signal and the reference voltage signal through a second enable signal. The first multiplexer outputs the data voltage signal and the reference voltage signal in a staggered manner, and the second multiplexer outputs the reference voltage signal and the data voltage signal in a staggered manner. With the adoption of the drive circuit provided by the invention, the first multiplexer and the second multiplexer of the output buffer output the data voltage signal and the reference voltage signal in a staggered manner, so that two channels can be used for the charge sharing operation when the first multiplexer and the second multiplexer are switched, since each channel only takes charge of half voltage variation when sharing charges, dynamic loss of the circuit can be reduced effectively, and the work temperature of the circuit can be reduced.
Owner:AU OPTRONICS CORP

Directly-driven wind power generation system and mode for modulating SPWM inversion control signal in system

The invention relates to a directly-driven wind power generation system and a mode for modulating an SPWM inversion control signal in the system. The directly-driven wind power generation system is characterized in that a high-inductance permanent magnet synchronous generator is arranged and coaxially connected with a wind turbine; an alternating current signal output end of the high-inductance permanent magnet generator is connected in series with a triphase uncontrollable rectifier; direct current output by the triphase uncontrollable rectifier is used as an input signal of a subsequent current type inverter; an output signal of the current type inverter is filtered by a wave filter and fed to an alternating current network as sinusoidal current; the current type inverter consists of a fully-controlled power electronic switch and a current source type full-bridge inverting circuit; and the fully-controlled power electronic switch uses a sinusoidal pulse-width modulating signal SPWM as a control signal. Under the condition of a low wind speed, the directly-driven wind power generation system can also generate power without needing a direct current capacitor of the convertor, simplifies a controlling system, improves the generating efficiency of the whole machine and reduces the cost.
Owner:HEFEI UNIV OF TECH

Electrostatic shielding effect transistor and design method thereof

The invention discloses an electrostatic shielding effect transistor. The electrostatic shielding effect transistor comprise a collector, groove-type grids, a base region, an oxidization layer, a polycrystalline silicon layer and emitters. The collector comprises a leading-out end, an N+ substrate, an N+ conductive material layer and an N- conductive material layer. The groove-type grids are arranged on the N- conductive material layer, B ions of certain concentration are injected into the bottom of a groove to serve as P+ regions, and the base region injected with the B ions is arranged between the grids. The oxidization layer is arranged on the grids and the base region, the emitters are formed on the base region and the oxidization layer, the polycrystalline silicon layer is deposited on the oxidization layer and the polycrystalline silicon layer forms an emitting region below the emitters after high-temperature diffusion. The electrostatic shielding effect transistor is provided with the emitters and the base region which are super shallow in junction and small in size, and therefore, the emitter current crowding effect and the base region flow extruding effect of the device can be greatly improved. Due to the super small junction depth of the structure and the base region of the device, the hole extraction speed is increased and the high frequency property of the device is improved.
Owner:SHENZHEN SHENGYUAN SEMICON

Lateral double-diffusion field effect transistor and forming method therefor

The invention discloses a lateral double-diffusion field effect transistor and a forming method therefor. The lateral double-diffusion field effect transistor comprises a semiconductor substrate which is provided with foreign ions of a first conductive type in a doped manner; a first shallow trench isolation structure located in the semiconductor substrate; a drift region located in the semiconductor substrate, wherein the drift region surrounds the first shallow trench isolation structure and is provided with foreign ions of a second conductive type in a doped manner, and the second conductive type is different from the first conductive type; an inverted-type doping region located in the drift region, wherein the depth of the inverted-type doping region is less than the depth of the drift region, and the inverted-type doping region is provided with the foreign ions of the first conductive type in a doped manner; a body region which is located in the semiconductor substrate at one side of the drift region, and is provided with the foreign ions of the first conductive type in a doped manner; and a grid structure formed on the semiconductor substrate, wherein one end of the grid structure extends above the body region, and the other end of the grid structure stretches above the first shallow trench isolation structure. The grid-drain stray capacitance of the lateral double-diffusion field effect transistor is reduced.
Owner:SEMICON MFG INT (SHANGHAI) CORP

Heterospolar type permanent magnet bias mixed radial magnetic bearing

ActiveCN106337876AWill not cause irreversible demagnetizationElectric excitation magnetomotive force is smallBearingsMagnetic bearingMagnetic poles
The invention discloses a heterospolar type permanent magnet bias mixed radial magnetic bearing. The heterospolar type permanent magnet bias mixed radial magnetic bearing comprises a stator assembly and a rotor assembly. The rotor assembly comprises a rotary shaft and a rotor iron core arranged outside the rotary shaft. The stator assembly comprises auxiliary magnetic poles, a stator iron core, permanent magnets and excitation coils. Stator magnetic poles with the number of the multiple of four are distributed on the inner surface of the stator iron core evenly at intervals in the circumferential direction. One auxiliary magnetic pole is arranged between every two adjacent stator magnetic poles. One permanent magnet is embedded between each stator magnetic pole and the adjacent auxiliary magnetic pole. The magnetizing directions of every two adjacent permanent magnets are opposite. One set of excitation coils are arranged in a groove between every two adjacent stator magnetic poles. Work air gaps are arranged between the surfaces, toward the axes, of the stator magnetic poles and the auxiliary magnetic poles, and the outer surface of the rotor iron core. An electrical excitation magnetic path of the magnetic bearing does not pass the permanent magnets, additional air gaps do not exist, the auxiliary magnetic poles effectively solve the problem that the stator yoke thickness is large, the stator outer diameter can be reduced, and the space utilization ratio is increased.
Owner:NAVAL UNIV OF ENG PLA

Semiconductor device with conduction voltage drop self-clamping and preparation method thereof

The invention belongs to the technical field of power semiconductor devices, and particularly relates to a semiconductor device with conduction voltage drop self-clamping and a preparation method thereof. Compared with a traditional fast recovery diode structure, the Zener diode structure capable of achieving self-clamping voltage drop is integrated, the first N-type polycrystalline silicon and the first P-type polycrystalline silicon are longitudinally and alternately arranged on the upper portion in the groove, the second N-type polycrystalline silicon and the second P-type polycrystalline silicon are transversely and alternately arranged on the lower portion in the groove, the device is integrated with the Zener diode in reverse parallel connection, and therefore the device can achieve self-clamping voltage drop. When large surge current is generated, the Zener breakdown characteristic can be used for clamping conduction voltage drop, so that the device is prevented from being damaged; by arranging the inverted T-shaped groove between the body region and the P-type heavily doped region, the P-type heavily doped region with relatively shallow junction depth can be shielded in a dynamic reverse recovery process, so that the P-type heavily doped region is effectively protected, and a reverse bias safe working area (RBSOA) of the device is increased.
Owner:VANGUARD SEMICON CORP

Silicon carbide separation gate MOSFET cell of integrated gate-controlled diode and preparation method thereof

The invention relates to a silicon carbide separation gate MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) cell integrated with a gate-controlled diode and a preparation method thereof, belonging to the technical field of power semiconductor devices. The MOSFET adopts a separation gate design to reduce the switching loss of the device; in order to solve the problem that the reliability of gate oxide is reduced due to a separation gate structure, a P-type buried layer is added to reduce the electric field intensity of a gate oxide layer at the edge of polycrystalline silicon; an N-type diversion layer is added, and current is introduced into a drift region of the device from a channel; in order to reduce the conduction voltage drop of a parasitic body diode of the silicon carbide MOSFET so as to reduce the reverse recovery current of the body diode, a grid control diode based on an accumulation type channel MOS structure is introduced to the other side of a cell of the MOSFET. According to the invention, the accumulation type channel is adopted to fully reduce the conduction loss of the diode, and the source electrode metal is in contact with the polycrystalline silicon of the grid control diode on the side wall by etching and filling the metal, so that the cell size is reduced.
Owner:NOVUS SEMICON CO LTD

Method for preparing vertical double-diffusion MOS transistor

The invention relates to a method for preparing a vertical double-diffusion MOS transistor, which comprises the following steps: firstly, simultaneously growing thick insulating layers at a position beside a channel region on the surface of an epitaxial layer in the horizontal direction and on a buffering isolation oxide layer of a device layer at the position; and secondly, finishing the preparations of a source electrode, a drain electrode and a grid electrode of the vertical double-diffusion MOS transistor by adopting a conventional process method. The introduction of the thick insulating layers increases the relative distance between a polysilicon gate and the epitaxial layer, namely increases the distance two pole plates of a grate-drain capacitor, so under the condition of not changing the polysilicon grate area and not increasing the on-resistance of a device, the method effectively reduces the grate-drain capacitance of the device, greatly shortens the time for charging and discharging the grate-drain capacitor in the switching process of the MOS transistor, improves the switching speed of the MOS transistor, reduces the dynamic loss of the MOS transistor, and greatly improves the performance of the device.
Owner:SHANGHAI HUAHONG GRACE SEMICON MFG CORP

Directly-driven wind power generation system and mode for modulating SPWM inversion control signal in system

The invention relates to a directly-driven wind power generation system and a mode for modulating an SPWM inversion control signal in the system. The directly-driven wind power generation system is characterized in that a high-inductance permanent magnet synchronous generator is arranged and coaxially connected with a wind turbine; an alternating current signal output end of the high-inductance permanent magnet generator is connected in series with a triphase uncontrollable rectifier; direct current output by the triphase uncontrollable rectifier is used as an input signal of a subsequent current type inverter; an output signal of the current type inverter is filtered by a wave filter and fed to an alternating current network as sinusoidal current; the current type inverter consists of a fully-controlled power electronic switch and a current source type full-bridge inverting circuit; and the fully-controlled power electronic switch uses a sinusoidal pulse-width modulating signal SPWM as a control signal. Under the condition of a low wind speed, the directly-driven wind power generation system can also generate power without needing a direct current capacitor of the convertor, simplifies a controlling system, improves the generating efficiency of the whole machine and reduces the cost.
Owner:HEFEI UNIV OF TECH

Dual-redundancy 270V high-voltage high-power load monitoring device

The invention provides a dual-redundancy 270V high-voltage high-power load monitoring device, which comprises an upper-layer shell, a first load monitoring unit, a partition plate, a second load monitoring unit and a lower-layer shell, and is characterized in that the first load monitoring unit and the second load monitoring unit are of dual-redundancy design; a supporting structure extending to the middle of the shell and used for fixing a printed board of the first load monitoring unit are processed on a side plate, close to the partition plate, of the upper-layer shell; the partition plate is in direct contact with the power device on the printed board to implement heat conduction; a supporting structure extending towards the middle of the shell is processed on a side plate, close to a bottom plate, of the bottom of the lower-layer shell and used for fixing a printed board of the second load monitoring unit, and the bottom plate of the lower-layer shell is in direct contact with a power device on the printed board to implement heat conduction; and the first load monitoring unit and the second load monitoring unit control the power distribution switch by adopting a driving circuit with controllable on-off time. The load monitoring device is used for high-voltage and high-power distribution, and solves the problems of insufficient driving technology and poor heat dissipation capability.
Owner:CHINA AEROSPACE TIMES ELECTRONICS CORP

Heteropolar Permanent Magnet Bias Hybrid Radial Magnetic Bearings

ActiveCN106337876BWill not cause irreversible demagnetizationElectric excitation magnetomotive force is smallBearingsMagnetic bearingMagnetic poles
The invention discloses a heterospolar type permanent magnet bias mixed radial magnetic bearing. The heterospolar type permanent magnet bias mixed radial magnetic bearing comprises a stator assembly and a rotor assembly. The rotor assembly comprises a rotary shaft and a rotor iron core arranged outside the rotary shaft. The stator assembly comprises auxiliary magnetic poles, a stator iron core, permanent magnets and excitation coils. Stator magnetic poles with the number of the multiple of four are distributed on the inner surface of the stator iron core evenly at intervals in the circumferential direction. One auxiliary magnetic pole is arranged between every two adjacent stator magnetic poles. One permanent magnet is embedded between each stator magnetic pole and the adjacent auxiliary magnetic pole. The magnetizing directions of every two adjacent permanent magnets are opposite. One set of excitation coils are arranged in a groove between every two adjacent stator magnetic poles. Work air gaps are arranged between the surfaces, toward the axes, of the stator magnetic poles and the auxiliary magnetic poles, and the outer surface of the rotor iron core. An electrical excitation magnetic path of the magnetic bearing does not pass the permanent magnets, additional air gaps do not exist, the auxiliary magnetic poles effectively solve the problem that the stator yoke thickness is large, the stator outer diameter can be reduced, and the space utilization ratio is increased.
Owner:NAVAL UNIV OF ENG PLA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products