Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

4results about How to "Reduce shading area" patented technology

High-resolution and light-efficiency optimized display array substrate

ActiveCN224399712UReduce shading areaReduce the problem of excessive touch signal-to-noise ratioNon-linear opticsImage resolutionData signal
The utility model provides a kind of high-resolution and light efficiency optimization type display array substrate, by optimizing metal layer wiring, i.e., gate signal line is arranged in third metal layer and is vertically overlapped with TFT gate, reduces light shielding area;Touch signal line is moved to first metal layer, improves touch signal-to-noise ratio, and data signal line is additionally provided in first metal layer, and the data signal line of second metal layer is equipotential, forms double-layer data line driving structure design, without increasing metal layer thickness, metal line width, metal material and the like, data line impedance can be reduced to original half substantially, effectively improves IC driving capability, can support 8K resolution driving at most, breaks through the problem that S-IC driving capability is insufficient due to data line load improvement under high-resolution panel dual Gate driving design.
Owner:CPT TECH GRP

Auxiliary grid screen printing plate and auxiliary grid

ActiveCN224276598Ureduce thicknessIncrease ink permeabilityScreen printersElectrical batterySolar battery
The utility model discloses an auxiliary grid screen printing plate and an auxiliary grid, which are applied to the technical field of solar cells and comprise a gauze and a photosensitive adhesive film layer attached to the gauze, the total thickness of the gauze and the photosensitive adhesive film layer is 16 [mu] m + / -2 [mu] m and comprises values at two ends; the mesh yarns are mesh knot-free mesh yarns with the wire diameter of 500 meshes and 7 microns; at least 170 auxiliary grid pattern holes are formed in the photosensitive adhesive film layer; the width of the auxiliary grid pattern hole is 12 [mu] m + / -2 [mu] m, and the auxiliary grid pattern hole comprises values at two ends; the auxiliary grid pattern holes are in one-to-one correspondence with the auxiliary grids. Compared with a conventional screen printing plate, the width of an auxiliary grid pattern is reduced, the printing line width of a solar cell can be effectively reduced, the shading area can be greatly reduced due to the reduction of the line width, meanwhile, the thickness of the screen printing plate is reduced, the ink permeability of auxiliary grid pattern holes can be effectively improved, slurry can permeate more easily, line breakage is prevented, and the grid line quality is improved; and the conversion efficiency of the battery piece can be improved.
Owner:FENGYANG CHINT SOLAR TECHNOLOGY CO LTD

Low-voltage high-brightness reverse polarity red LED chip and preparation method thereof

PendingCN122340983AShorten the average expansion pathReduced spreading resistanceCurrent distributionElectrical polarity
This invention discloses a low-voltage, high-brightness, reverse-polarity red LED chip and its fabrication method. The chip includes a Si support substrate, an epitaxial stack disposed on the Si support substrate, a P-side electrode disposed on the P-type side of the epitaxial stack, and an N-side electrode disposed on the N-type side of the epitaxial stack. The P-side electrode includes multiple semi-circular electrode units, each having a straight edge and a rounded edge. The semi-circular electrode units are positioned close to the projection area of ​​the N-side electrode in the chip plane direction. The straight edges of the semi-circular electrode units form linear or planar current injection boundaries. This invention enables the current to extend laterally from the linear or planar current injection boundaries formed by the straight edges of the semi-circular electrode units towards the chip plane, reducing current spreading resistance, improving current distribution uniformity, and reducing the electrode shading area, thereby achieving low operating voltage and high light output.
Owner:FOCUS LIGHTINGS SCI & TECH