Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

274results about How to "Avoid undercut" patented technology

Electromagnetic current coupling field assisted hybrid melting-brazing method for laser-TIG arc and equipment

The invention discloses an electromagnetic current coupling field assisted hybrid melting-brazing method for a laser-TIG arc and equipment. In addition to the use of the welding zone, an alternating magnetic field is added to control properties of plasma formed through ionization of laser, arc and a raw material metal, thereby improving the laser utilization rate. Under the electric field assisted comprehensive effect, the weld melting depth is increased, and the assistant effect on the melting bath of the liquid-state brazing filler metal for laser-arc melting-brazing is realized through electromagnetic stirring and excitation and enhancement, thereby promoting the orderly flow of the liquid-state brazing filler metal and the rupture, wetting, spreading and proliferation of the liquid-state brazing filler metal on the surface of the high metal material, improving the full mixing of the liquid-state brazing filler metal and the base metal formed by melting the low-melting-point metal material, improving the uniformity of the components of the brazed weld, stabilizing the welding process, reducing welding defects, increasing the welding speed, improving the weld formation, optimizing the structure and performance of the brazed weld, and improving the quality of the brazed joint. Moreover, the equipment has the advantages of simple structure, flexible application, low cost, good effect and easy realization.
Owner:CHONGQING UNIV

Thin-film transistor, active element array substrate as well as liquid crystal display panel

The invention discloses a thin film transistor, an active element array base plate and a liquid crystal display panel, wherein the thin film transistor comprises a base plate, a gate, a gate insulating layer, a channel layer, a source electrode and a drain electrode, the gate and the gate insulating layer are arranged on the base plate, and the gate insulating layer is covered on the gate. The channel layer is arranged on the gate insulating layer which is arranged on the upper of the gate, and the source electrode and the drain electrode are respectively arranged on a part of the channel layer, which are arranged on the two sides of the gate. At least one of the gate, the source electrode and the drain electrode is equipped with a conductive interlayer which is equipped with a bottom conductive layer and a top conductive layer and is located between the bottom conductive layer and the top conductive layer, the materials of the bottom conductive layer and the top conductive layer are different, and substantially, the thickness of the bottom conductive layer is smaller or equal to 150 angstrom. An electrode with the above structure is capable of avoiding that the gate, the source electrode and the drain electrode produce an undercut phenomenon during processing, thereby corresponding thin film transistors are capable of normally operating to maintain the element characteristics and the normal operation of a pixel and further maintain the display quality of the corresponding liquid crystal display panel.
Owner:AU OPTRONICS CORP

Micro-inductor device in planar magnetic core helical structure and preparation thereof

The invention relates to a micro-inductor with a planar core helical structure, and a preparation method thereof, which belong to the microelectronic technical field. The micro-inductor comprises a substrate, a magnetic core material, an insulating material, a coil with a planar helical structure, pins and lead wires, wherein, the coil with the planar helical structure is wrapped by two layers of core material and separated by polyimide; and a central pin is connected with external pins. The process is as follows: sputtering of a layer of Cr, whirl coating, photoetching, developing, etching and overlay alignment symbols making; bonding of the magnetic core material, whirl coating, photoetching, developing, etching of the magnetic core material; fling, drying and solidifying of polyimide, and polishing; sputtering, whirl coating, photoetching, developing, galvanization, and manufacturing of the coil with a planar helical structure, lead wires and pins; fling, drying and solidifying of polyimide, and polishing; sputtering of a layer of Ti, whirl coating, photoetching, developing and etching; and bonding of the magnetic core material, whirl coating, photoetching, developing, and etching of the magnetic core material. The method greatly reduces the high-frequency loss of the micro-inductor and effectively improves the high-frequency property thereof.
Owner:SHANGHAI JIAO TONG UNIV

Manufacturing method of shield gate trench power device

The invention provides a manufacturing method of a shield gate trench power device. The method comprises the following steps of: providing a substrate, forming at least one first trench in a device unit region of the substrate, forming at least one second trench in an electrode connection region of the substrate, and forming first dielectric layers on the side walls and the bottoms of the first trench and the second trench; forming a shielding gate in the first trench, partially filling the first trench with the shielding gate, and filling the second trench with a conductive material; forminga second dielectric layer which fills the first trench and covers the surface of the substrate and the conductive material; removing the second dielectric layer on the device unit region by adopting adry isotropic etching process, and exposing a part of the first trench; forming a gate in the first trench. According to the invention, before the gate is formed, the second dielectric layer on the device unit region is removed through dry isotropic etching, and part of the first trench is exposed, so that compared with the traditional wet etching removal, the process time is shortened, and the undercutting problem is effectively reduced and even avoided.
Owner:GUANGZHOU CANSEMI TECH INC

Method for manufacturing miniaturized fluxgate sensor

The invention provides a method for producing a minimized fluxgate sensor in the micro electromechanical technical field, which comprises the following steps: producing a double-sized alignment symbol; sputtering a bottom layer; flinging positive photoresists, exposing and developing; plating a drive coil and a bottom layer coil of a receiving coil, connecting a conductor with a pin of the coil; removing photosensitive resist and a bottom layer; flinging polyimide, solidifying and polishing; sputtering the bottom layer; flinging positive photoresists, exposing and developing; plating a magnetic core, connecting the conductor with a pin; removing positive photoresists and the bottom layer; flinging polyimide, solidifying and polishing; sputtering the bottom layer; flinging the positive photoresists, exposing and developing; plating the drive coil and a top layer coil of the receiving coil and a pin; removing the photosensitive resist and the bottom layer; and magnetic annealing. The invention solves the problems of the traditional fluxgate sensor of poor stability, poor repetitiveness and poor mass production, ensures that the production technique is compatible with the large-scale integrated circuit technique, can be manufactured by integrating the interface circuit, and is widely applied in a plurality of new fields.
Owner:SHANGHAI JIAO TONG UNIV

Method and relevant device for achieving metal mutual connection through preparation of micro-protruding-points with superfine spaces

The invention discloses a method for achieving metal mutual connection through preparation of micro-protruding-points with superfine spaces and a relevant device for achieving the metal mutual connection through the preparation of the micro-protruding-points with the superfine spaces. The method includes the steps: first depositing silicon carbide to etch a stop layer and an electrolyte layer, gluing, conducting etching on the electrolyte layer to form a hole in a dying mode, depositing a metal seed layer, filling metal, utilizing CMP to clear metal on a face, conducting etching on the electrolyte layer, forming a metal exposed head structure and plating anti-oxidative or low-melting-point metal, and then conducting bonding. The method avoids protruding point drilling etch, the spaces of the protruding points can be reduced into a plurality of micron sizes and even into a plurality of nanometer sizes which are far smaller than the sizes of the spaces of existing protruding points. Due to fact that a metal end face is higher than the electrolyte layer, the phenomenon of depressions in the surface of metal caused by the CMP can be overcome, during bonding, complete contacting between upper metal and lower metal can be guaranteed through plastic deformation, and requirements to evenness are lowered after wafers undergo the CMP. Bonding can be completed under low temperature through a general hot-pressing method. The relevant device has the advantages of being low in cost.
Owner:NAT CENT FOR ADVANCED PACKAGING

Integral-molded large mold with complicated structure

The invention relates to an integral-molded large mold with a complicated structure. The large mold comprises a mold body and a mold frame; an upper cover plate is fixed at the upper part of the moldbody; two side inserts are embedded in the two sides of the mold body; a bottom insert is embedded in the bottom of the mold body; a front end insert is embedded in the front end of the mold body; theupper cover plate, the two side inserts, the bottom insert and the front end insert are detachably embedded in the mold body; the mold frame is positioned on the outer side of the mold body; the moldframe and the mold body are bonded through resins, and are reinforced by glass fiber cloth or felt hand paste; the mold body adopts a carbon fiber and glass fiber mixed composite material; and the carbon fiber composite material has the characteristics of low thermal expansion coefficient and excellent heat conductivity. Compared with a metal mold, the weight of the mold with the composite material is greatly reduced; as the product is integrally molded, a lot of operating time is saved, and the appearance flatness and the assembly precision of the product are guaranteed; and through detachable design of the inserts, the reverse buckling of the product is prevented, and the product can be quickly demolded.
Owner:上海晋飞碳纤科技股份有限公司

Salient point structure for preventing salient point lateral etching and forming method

The invention relates to a semiconductor structure and manufacturing method thereof, in particular to a salient point structure for preventing salient point lateral etching and a forming method and belongs to the technical field of semiconductor manufacturing. In the technical scheme, the salient point structure for preventing the salient point lateral etching comprises a substrate and an insulating layer located on the substrate. A metal bonding pad is arranged on the insulating layer, an outer ring of the metal bonding pad is provided with a dielectric layer, the dielectric layer covers the insulating layer and the edge of the outer ring of the metal bonding pad. A copper column is arranged right above the metal bonding pad, the bottom end of the copper column sequentially passes through a seed layer and an adhesion layer to be in contact with and electrically connected with the metal bonding pad and is supported on the dielectric layer through the seed layer and the adhesion layer, and welding flux salient points are arranged at the top end of the copper column. The salient point structure for preventing the salient point lateral etching adopts a method for firstly imaging the adhesion layer, the problem that the lateral etching is easily caused during adhesion layer removal after electroplating is solved, and the reliability and yield of machined and manufactured salient points are improved.
Owner:NAT CENT FOR ADVANCED PACKAGING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products