Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

54results about How to "Avoid splinters" patented technology

Method for preparing thin film heterostructure

The invention provides a method for preparing a thin film heterostructure. The method comprises the steps of providing a wafer substrate with an injection surface; conducting ion injection from the injection surface on the wafer substrate to form an injection defect layer at the predetermined depth of the wafer substrate; providing a support substrate, and performing temperature rising bonding onthe support substrate and the wafer substrate; annealing a obtained structure to form a continuous defect layer; stripping part of the wafer substrate through external force assisting, and forming wafer film on the wafer substrate to obtain a thin film heterostructure including the support substrate and the wafer film. The method can reduce the thermal strain of a bonding structure through the temperature rising bonding, so that the bonding structure remains stable and complete in the high-temperature process, and avoid the problem of film cracking caused by thermal mismatch in the stripping process, the bonding structure is separated from the continuous defect layer through the external force assisting method, so that no effect is caused on a bonding interface, and an external force assisting stripping method can reduce stripping temperature and stripping time, thereby reducing the cumulative effect of thermal stress in a piezoelectric crystal.
Owner:SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI

Thin film heterostructure preparation method

The invention provides a thin film heterostructure preparation method. The method comprises steps: a wafer substrate with an injection surface is provided; ion implantation is carried out on the wafersubstrate from the injection surface, and an injection defect layer is formed at a preset depth in the wafer substrate; a support substrate is provided, and the support substrate and the wafer substrate are subjected to temperature rise bonding; the obtained structure is subjected to annealing treatment to form a continuous defect layer; the temperature of the obtained structure is reduced to a preset temperature, reverse thermal stress generated based on temperature reduction strips part of the wafer substrate along the continuous defect layer, and a thin film heterostructure comprising thesupport substrate and the wafer thin film is obtained, wherein the preset temperature is lower than the bonding temperature. In the temperature rise bonding mode, the thermal stress of the bonding structure can be reduced, the bonding structure can keep stable and complete in a high temperature process, the problem of wafer crack generated by thermal mismatch in the stripping process can be effectively solved, and through the reverse thermal stress assisting method, the bonding structure is separated at the continuous defect layer and a bonding interface is not influenced.
Owner:上海新硅聚合半导体有限公司

Preparation method of monocrystal piezoelectric film heterogeneous substrate

The invention provides a preparation method of a monocrystal piezoelectric film heterogeneous substrate. The method comprises the following steps of: 1) providing a monocrystal piezoelectric substrate, wherein one surface of the monocrystal piezoelectric substrate is an implantation surface; 2) performing ion implantation at the implantation surface, and forming a defect layer at the preset depthof the monocrystal piezoelectric substrate; 3) providing a support substrate; 4) bonding the monocrystal piezoelectric substrate with the support substrate through a dielectric buried layer; 5) performing thinning treatment of the monocrystal piezoelectric substrate from the surface, far away from the support substrate, of the monocrystal piezoelectric substrate; and 6) stripping part of the monocrystal piezoelectric substrate along the defect layer to obtain a monocrystal piezoelectric film heterogeneous substrate comprising the support substrate, the dielectric buried layer and the monocrystal piezoelectric film which are stacked in order. The monocrystal piezoelectric substrate is thinned prior to forming of the monocrystal piezoelectric film heterogeneous substrate through stripping along the defect layer, and then stripping is performed along the defect layer to reduce the thermal mismatching between the monocrystal piezoelectric substrate and the support substrate and avoid generation of the problem of cracking caused by thermal mismatch in the stripping process.
Owner:SHANGHAI NOVEL SI INTEGRATION TECH CO LTD

Segmental shaping device and method of round soldering strip and series welding machine

A segmental shaping device of a round soldering strip comprises a base, a first driving mechanism and a shaping mechanism, wherein a soldering strip passage is arranged at the bottom of the base and is used for the soldering strip to pass through, one end of the shaping mechanism is overlapped with the first driving mechanism, the other end of the shaping mechanism is arranged above the soldering strip passage at the bottom of the based so that the shaping mechanism is driven to vertically move relative to the base by the first driving mechanism and the shaping of the round soldering strip arranged under the shaping mechanism is further implemented by an acting force between the bottom of the shaping mechanism and the bottom of the base. The driving mechanism drives the shaping mechanism to vertically move, and the shaping of the soldering strip in the soldering strip passage at the bottom of the base is further implemented; and the round soldering strip shaped by employing the method is used for connection between dense-grating battery pieces and connection between half battery pieces, so that the battery pieces and the soldering strip of a battery piece connection segment are flat, and the battery pieces and the battery piece connection segment can be effectively prevented from broken during the lamination process.
Owner:宁夏小牛自动化设备股份有限公司 +2

Method for preventing wire cutting steel wires from being broken and improving silicon wafer yield

InactiveCN103522429AAvoid splintersPrevent missing cornersFine working devicesWire cuttingIngot
The invention discloses a method for preventing wire cutting steel wires from being broken and improving the silicon wafer yield. The method includes the steps of sub-ingot-blank cutting, sub-ingot-silicon-rod cutting, sub-ingot-silicon-rod bonding and cutting steel wire distribution cutting, wherein each sub-ingot-silicon-rod is composed of a silicon wafer cutting section and process protection sections, and the process protection sections are arranged at the two ends of the silicon wafer cutting sections. When the cutting steel wires are distributed, it is guaranteed that the two steel wires, located on the outer sides, in each set of cutting steel wires are located inside the corresponding silicon wafer cutting section. Due to the fact that the process protection sections are reserved at the two ends of the sub-ingot-silicon-rods to be cut, in the silicon wafer cutting process, the process protection sections located at the two ends of the sub-ingot-silicon-rods have the protection effect on silicon wafers at the outmost ends, the defects of breakage, unfilled corners, edge breakage and the like of the silicon wafers can be prevented, the silicon wafer yield and the silicon wafer pass percent are improved, and the defect that the steel wires are broken due to uneven stress can also be effectively prevented.
Owner:JIANGSU ZHAOJING PHOTOELECTRIC TECH DEV

Tablet preparation device for avoiding tablet splitting

ActiveCN110614792ASufficient preloadExtend squeeze timeShaping pressEngineeringBall screw
The invention relates to the technical field of tablet preparation, and discloses a tablet preparation device for avoiding tablet splitting. The tablet preparation device for avoiding the tablet splitting includes a material box and is characterized in that the interior of the material box is fixedly connected with a rotating shaft in a sleeving mode, the bottom end of the material box is fixedlyconnected with a conveying tube, the bottom of the conveying tube is fixedly connected with a feeding opening, the outside of the rotating shaft is fixedly connected with a connection disk in an inserted mode, the inside of the connection disk is fixedly connected with an electromagnet, a spring is movably connected to the bottom end of the connection disk, and is located on the outer side of theelectromagnet, a ball screw is movably connected to the inner part of a guide rail, the bottom end of the ball screw is fixedly connected with a male die, and the bottom end of the rotating shaft is rotatably connected with a female die seat. According to the tablet preparation device for avoiding the tablet splitting, magnetism is generated through the electromagnet to adsorb the guide rail, theconnecting disk and a fixing block are driven to rotate through the rotating shaft, thus the female die is transported above a male die, the ball screw is used in combination with the guide rail and the electromagnet in order to achieve the effects of sufficient pre-pressure and long extrusion time.
Owner:上海国创医药股份有限公司

Semiconductor package and manufacturing method

The invention discloses a semiconductor package and a manufacturing method. The semiconductor package comprises a rewiring layer, a plurality of first connecting pieces, a plurality of chips, a plurality of intermediate pieces and a plurality of second connecting pieces, wherein the rewiring layer comprises a first surface and a second surface opposite to the first surface; the plurality of firstconnecting pieces are connected to the first surface of the rewiring layer; the plurality of chips are all arranged on one side, deviating from the rewiring layer, of the first connecting pieces and are all connected to the first connecting pieces; the plurality of intermediate pieces are connected to the second surface of the rewiring layer, a groove is formed between every two adjacent intermediate pieces, and one side surface, close to the rewiring layer, of each groove is in direct contact with the second surface of the rewiring layer; and the plurality of second connecting pieces are connected to one side, deviating from the rewiring layer, of the intermediate pieces, and the chip is electrically connected to the second connecting pieces through the first connecting pieces, the rewiring layer and the intermediate pieces. The arrangement of the groove can effectively prevent the semiconductor package from cracking due to warping of an intermediate substrate in the manufacturing process, and the yield of the semiconductor package is improved.
Owner:CHANGXIN MEMORY TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products