Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

91 results about "Through-hole technology" patented technology

Through-hole technology (also spelled "thru-hole"), refers to the mounting scheme used for electronic components that involves the use of leads on the components that are inserted into holes drilled in printed circuit boards (PCB) and soldered to pads on the opposite side either by manual assembly (hand placement) or by the use of automated insertion mount machines.

Miniature MEMS switching line phase shifter

ActiveCN101202369ALow insertion loss performanceReduce chip areaWaveguide type devicesAntennasHigh resistanceEngineering
The invention provides a miniaturized MEMS switch-line phase shifter, comprising an MEMS switch, a reference phase shifting transmission line, a phase delay transmission line, a switch offset line, a back surface grounding layer, a medium liner, a microwave grounding terminal, and a micro-mechanical through hole. The invention has the advantages of keeping low insertion loss of a transmission passage and reducing the chip area of a large phase shifting unit bit transmission line of the phase shifter by distribution-typed elements with high resistance and a phase delay transmission network formed by the microwave grounding of a collecting element and the micro-mechanical through hole, reducing the chip area of a small phase shifting unit bit delay line of the phase shifter, reducing the area of the chip, minimizing the chip area occupied by the MEME switch by selecting miniaturized MEMS switches such as a built-in cantilever MEMS switch, keeping the broad band performance of the MEMS switch and the phase shifter and minimizing the chip area occupied by the MEMS switch offset circuit by separating a microwave signal from a switch driving signal, and leading to simple and convenient design of microwave grounding of the chip and reducing the area of the chip to the most extent by the micro-mechanical through hole technology.
Owner:NO 55 INST CHINA ELECTRONIC SCI & TECHNOLOGYGROUP CO LTD

LED (light emitting diode) two-dimensional array light source with flexible circuit substrate

The invention discloses an LED (light emitting diode) two-dimensional array light source with a flexible circuit substrate. The LED two-dimensional array light source comprises a plurality of LED chips or packaged LED light beads. The LED two-dimensional array light source is characterized by also comprising the flexible circuit substrate, wherein the flexible circuit substrate is provided with an electric conducting material with electric conducting patterns; solder mask layers are printed on the flexible circuit substrate to form a plurality of binding regions; the LED chips or the light beads are directly pasted on the binding regions, and are connected and conducted mutually through the electric conducting patterns; and array-type through holes are formed on the flexible circuit substrate. The invention provides the LED two-dimensional array light source with the flexible circuit substrate, a curve surface LED array light source type is solved, at the same time, the LED light source heat radiation effect is improved by the flexible circuit substrate and an array-type through-hole technology, thus the heat radiation capability and light dipping efficiency of a luminous light source are improved greatly, the service life is prolonged, the LED two-dimensional array light source with the flexible circuit substrate is more suitable for automatic production so as to be used by public consumers.
Owner:SUZHOU JINGPIN OPTOELECTRONICS

Vertical-type capacitor structure and manufacturing method thereof

The invention relates to a vertical-type capacitor structure and a manufacturing method of the vertical-type capacitor structure, and belongs to the technical field of micro-electronic passive devices. The vertical-type capacitor structure structurally and specifically comprises a deep-groove structure, insulating layers, conducting layers and a dielectric layer, wherein the deep-groove structure is located inside a wafer substrate, the insulating layers and the conducting layers are sequentially deposited on the inner side wall of a deep groove, and the dielectric layer is filled between the conducting layers. The insulating layers, the conducting layers, the dielectric layer and the deep groove are the same in height. On the basis of the principle that the area of a capacitor is expanded in the direction perpendicular to the substrate, the area of an plate electrode in the perpendicular direction is utilized, the processes such as sputtering and electroplating are adopted to manufacture a metal plate electrode, and the plate electrode is made of low electrical resistivity materials, like metal. With the combination of a silicon through hole technology, the vertical-type capacitor with a large depth-to-width ratio is achieved. With the combination of a substrate back thinning technology, the vertical-type capacitor structure penetrates through the substrate, the vertical-type capacitor structure can be used as a high-frequency channel between multi-layer chips, the area of the plate can be greatly saved, and the integration level of an integrated circuit is improved.
Owner:BEIJING INSTITUTE OF TECHNOLOGYGY

Packaging technology for novel fingerprint lock device

The invention discloses a packaging technology for a novel fingerprint lock device. The novel fingerprint lock device comprises a fingerprint recognition chip, a ceramic cover plate, a flexible PCB and a data processing chip. The packaging technology comprises the following steps: filling the surfaces of aluminum welding pads in blind holes of the fingerprint recognition chip with nickel metal layers to extend out of the upper surface and form bulges so as to form bonding pad thickening parts; coating the upper surface, having the bonding pad thickening parts, of the fingerprint recognition chip with a temporary bonding adhesive layer; bonding a glass supporting plate with the surface, having the bonding pad thickening parts, of the fingerprint recognition chip through the temporary bonding adhesive layer; thinning the lower surface opposite to the upper surface of the fingerprint recognition chip so as to reduce the thickness of the fingerprint recognition chip to about 150-300 microns; sequentially forming a first tapered blind hole, a second tapered blind hole and third tapered blind holes in the lower surface of the fingerprint recognition chip by etching gradually. After wafer-level chip packaging technology and a silicon through hole technology are integrated, a set of novel process is formed, so that the thickness is reduced, the total thickness of a product is greatly reduced and the reliability of the product is greatly improved.
Owner:苏州科阳半导体有限公司

Process for assembling radio frequency power amplifier circuit board

The invention discloses a process for assembling a radio frequency power amplifier circuit board, which comprises the following steps: designing a steel mesh template, a printing assembly, a pressing assembly and a copper plate positioning assembly in order to meet the chip-mounting production; before performing the chip-mounting, roasting the tide sensitive devices such as a power amplifier tube and a PCB (printed circuit board) circuit board according to the tide sensitive control rule; brushing solder paste on the back side of the PCB while brushing solder paste (containing the solder paste used for soldering the power amplifier tube ) on the PCB and copper plate through the assembly; using a chip-mounting machine to mount the chip on the surface chip-mounting devices (including mounting on the power amplifier tube); manually inserting a THT (through hole technology) connector on the PCB circuit board mounted with the device; and lastly loading the PCB and the copper plate into an assembly backflow furnace. By using the process for assembling a radio frequency power amplifier circuit board provided by the invention, the excellent power amplifier radio frequency radiation and grounding properties are ensured, the reliability and the service life of the power amplifier are increased, and the product cost is lowered by adding the copper plate in the last stage.
Owner:WUHAN GEWEI ELECTRONICS TECH

Flip LED packaging structure and manufacturing method

The invention discloses a flip LED packaging structure and a manufacturing method. The electrode surface of the LED flip chip in the packaging structure is coated or not coated with an upper surrounding layer, and the electrode of the LED flip chip is connected with a solder convex block; the light-emitting surface and each side surface of the LED flip chip are embedded in a lower surrounding layer in a multilayer or two-layer or a single-layer structure and a peripheral surrounding layer; the peripheral surrounding layer is used for adjusting function applications of the chip or enhancing the mechanical strength of the chip, the lower surrounding layer is used for adjusting the color of the emitted light and enhancing the mechanical strength of the chip, and the electrode is connected with an external device via the solder convex block. Structures such as a silicon substrate or a silicon through hole are saved, technological advantages that the structure is simple, the thickness is thin, the mechanical strength is good, the packaging size is small and the like are provided, the light emitting surface and the light emitting color can be changed, the light emitting rate is improved, and function applications of the chip are multiple. According to the manufacturing method, the flip technology and the wafer level packaging technology are adopted, the silicon through hole technology is avoided during the manufacturing process, the process is simple, and the packaging cost is lower.
Owner:HUATIAN TECH KUNSHAN ELECTRONICS

Photon chip packaging structure based on grating interface, and manufacturing method for photon chip packaging structure

The invention discloses a photon chip packaging structure based on a grating interface, and a manufacturing method for the photon chip packaging structure. The structure is characterized in that the structure comprises a photoelectron chip; an interconnection medium, wherein the surface, opposite to the photoelectron chip, of the interconnection medium is provided with a convex block; and an optical fiber coupling structure which is fixed on the photoelectron chip and is used for coupling with a back reflection grating on the photoelectron chip. The structure is provided with a multi-layer medium, the multi-layer medium is provided with a via hole, and the interior of the via hole is provided with an interconnection metal. The structure employs the mature rewiring technology, is simple in technology, achieves the leading-out of input / output interfaces, and can flexibly distribute the input / output interfaces according to the subsequent integration needs, thereby achieving the interlayer connection, avoiding the employing of the silicon through hole technology, and protecting the performance of the photoelectron chip. In addition, the photoelectron chip is disposed at the same side of the interconnection medium and a substrate, thereby enabling the photoelectron chip to be connected in an inverted buckling manner, improving the transmission speed, and improving the heat-dissipation effect.
Owner:NAT CENT FOR ADVANCED PACKAGING

Surface mount technology of ratio frequency power amplification mainboard

The invention discloses a surface mount technology of a ratio frequency power amplification mainboard. The technology comprises the following steps of: designing a steel mesh template; designing a printing tool, a pressing tool and an aluminum sheet positioning tool so as to meet the requirement for surface mounted device production; roasting a power amplification tube and a PCB (Printed Circuit Board) according to a moist sensitivity control rule; printing solder paste on the back of the PCB; simultaneously printing the solder paste including solder paste required by welding the power amplification tube on the PCB and the aluminum sheet through a tool; carrying out surface mount on a surface mounted device through surface mount equipment, including the operation of mounting the amplification tube; inserting a THT (Through Hole Technology) connector assembly by hands on the PCB mounted with the device; loading the PCB and the aluminum sheet into the tool; and treating the PCB and the aluminum sheet in a backflow furnace. The surface mount technology of the ratio frequency power amplification mainboard guarantees good power amplification ratio frequency heat dissipation and grounding property and greatly improves the reliability and the service life of the power amplification; meanwhile, because aluminum sheet welding is adopted and a nickel plating process is used for treating the surface of the aluminum sheet, the product cost is reduced.
Owner:WUHAN GEWEI ELECTRONICS TECH

Jump layer transmission line based on artificial surface plasma polaritons

The invention discloses a jump layer transmission line based on artificial surface plasma polaritons. The jump layer transmission line comprises a dielectric substrate, a first metal strip and a second metal strip which are arranged at the two sides of the dielectric substrate, and a metalized through hole which penetrates through the dielectric substrate and is connected with the tail ends of the first metal strip and the second metal strip so as to connect the metal strips from one side of the dielectric substrate to the other side. The first metal strip and the second metal strip are formed by periodic slot units. Interlayer high-efficiency transmission of multiple layers in broadband bandwidth can be realized through a metal through hole technology, and the jump layer transmission line also has the characteristics of being easy to manufacture and convenient to process, and low in crosstalk and high in efficiency. The single-layer transmission line structure can be applied to a limitless thin dielectric substrate so that the characteristics of ultrathin ultralow loss transmission can be realized. Meanwhile, the two transmission lines are not sensitive to deformation of the dielectric substrate and can be attached to a spherical surface, a conical surface and other uneven dielectric substrate surfaces so as to form a conformal device and a circuit system.
Owner:SOUTHEAST UNIV

Silicon wafer directly-bonded micro-mechanical gyroscope based on silicon through hole technology

The invention relates to a silicon wafer directly-bonded micro-mechanical gyroscope based on a silicon through hole technology, comprising three silicon wafer layers in a silicon-silicon direct bonding mode, namely, a fixing electrode silicon wafer layer, a mass block silicon wafer layer and a sealing cover silicon wafer layer; the fixing electrode silicon wafer layer is a through hole silicon wafer layer and is provided with a plurality of through hole silicon electrodes vertical to the through hole silicon wafer layer, and through hole silicon insulating layers vertical to the through hole silicon wafer layers are arranged between the adjacent through hole silicon wafer layers; the mass block silicon wafer layer comprises a pair of eudipleural fan-shaped mass blocks, the fan-shaped mass blocks form mass block electrodes, and the mass block silicon wafer layer is symmetrically suspended below the fixing electrode silicon wafer layer through a single anchor point in the silicon-silicon direct bonding mode; and the mass block electrodes and the through hole silicon electrodes form two electrodes of a variable capacitor. According to the invention, through hole silicon is used as an electrode material of a variable capacitor sensor structure and the silicon-silicon direct bonding mode is utilized for reducing the thermal stress to be minimum and the sensor performance is improved.
Owner:NORTH ELECTRON RES INST ANHUI CO LTD

Receiving device based on waveguide balance detector and integration method thereof

The embodiment of the invention provides a receiving device based on a waveguide balance detector and an integration method thereof, and the device comprises: an integrated silicon optical chip whichis used for receiving space signal light and local oscillation light, and obtaining a group of differential optical current signals through photoelectric conversion; a reading circuit chip which is used for converting the differential optical current signal into a digital voltage signal; and an integrated silicon optical chip which comprises a passive silicon optical device and an active waveguidebalance detector, wherein the integrated silicon optical chip and the readout circuit chip are interconnected and integrated in a three-dimensional stacking mode through silicon through holes. The receiving device based on the waveguide balance detector has the advantages of being high in integration degree, high in detection sensitivity, high in signal-to-noise ratio, capable of being expanded to a large view field and the like, three-dimensional integration of the integrated silicon optical chip and the CMOS integrated reading circuit chip is achieved through the silicon through hole technology, the size is small, the structure is simple, optical loss is small, and adjustment difficulty is low.
Owner:INFORMATION SCI RES INST OF CETC

Wilkinson power divider based on glass through hole technology

The invention discloses a Wilkinson power divider based on a glass through hole technology. The Wilkinson power divider comprises a parallel plate condenser unit, a rewiring layer, three-dimensional solenoid inductor units and an isolating resistor; the power divider is composed of a reactance network consisting of lumped parameter elements, the three-dimensional solenoid inductor units and the parallel plate condenser unit which are compact in structure and low in loss are adopted, solenoid inductors passing through a glass substrate are taken as the lumped parameter elements of the power divider, the solenoid inductors take full advantage of the characteristics of glass through hole vertical arrangement and low electric loss, the power divider is small in area, large in inductance valueand low in loss, and the dimensions of the power divider are greatly decreased; the volume of the power divider is greatly reduced, and the performance of the power divider is guaranteed while the integration level of the circuit is improved. According to the power divider disclosed by the invention, input signal power can be halved into two output ports, the power divider has the advantages of low power loss, high port isolation, small phase difference, compact dimensions and the like, and the power divider is particularly applicable for micro three-dimensional heterogeneous integration packaging.
Owner:NINGBO UNIV

Packaging structure of MEMS (Micro Electro Mechanical Systems) chip integration

The invention discloses a packaging structure of MEMS (Micro Electro Mechanical Systems) chip integration. On an ASIC (Application Specific Integrated Circuit) chip, a silicon through hole is manufactured to lead signal output on the front side of the ASIC chip to the back surface of the ASIC chip, and the electrical interconnection of the ASIC chip and a base plate is realized through a metal re-wiring layer and solder bumps on the back surface. According to the way, a signal transmission path is reduced, meanwhile, a phenomenon that a lead bonding connection way requires an overlarge base plate area is avoided, and the size of the packaging structure is reduced. The front side of the MEMS chip and the front side of the ASIC chip are electrically connected directly through a metal lead to guarantee the minimum path of signal transmission and avoid introducing stray capacitance. Or a silicon through hole technology is used for leading the signal output on the front side of the MEMS chip to the back surface of the MEMS chip, then the electric interconnection of the MEMS chip and the ASIC chip is realized through the metal re-wiring layer and the solder bumps, furthermore, the signal transmission path is reduced, and the connection way of lead bonding is completely avoided so as to further reduce the size of the packaging structure of the chip.
Owner:GOERTEK INC

Silicon through hole technology

The invention provides a silicon through hole technology comprising the steps of: providing a silicon slice with a front surface and a back surface, wherein a deep slot is formed on the silicon slice; connecting the front surface of the silicon slice with a first silicon slice carrier, thinning the back surface of the silicon slice until the bottom of the deep slot is exposed so as to form a silicon through hole; cleaning the silicon slice; connecting the back surface of the silicon slice with a second silicon slice carrier, and removing the first silicon slice carrier; sequentially forming an insulation layer, a barrier layer and a copper seed layer on the front surface of the silicon slice; filling the silicon through hole by electroplating copper; connecting a third silicon carrier on the electroplated copper, removing the second silicon carrier, and electroplating copper on the back surface of the silicon slice; and removing the third silicon slice carrier. According to the silicon through hole technology provided by the invention, the back surface of the silicon slice is thinned until the bottom of the deep slot is exposed so as to form the silicon through hole, and the silicon slice is cleaned so as to remove polymer and particles in the through hole much better, therefore, the reliability of the silicon through hole is enhanced, and finally the product yield is increased.
Owner:SHANGHAI HUALI MICROELECTRONICS CORP

Temperature difference type wind speed sensor, preparation method thereof and wind speed detecting method

The invention provides a temperature difference type wind speed sensor which comprises the components of a ceramic substrate, a heating element which is configured on the ceramic substrate, at least two sets of temperature sensing elements which are configured on the front surface of the ceramic substrate and are arranged around the heating element in a central symmetry manner, and at least two sets of temperature measuring elements which are configured on the back surface of the ceramic substrate and correspond with the positions of the temperature sensing elements. Furthermore the heating element is configured on the back surface of the ceramic substrate and performs heating through application of DC power. The temperature sensing elements are metal blocks, and the temperature measuring elements are inductance coils. The invention further discloses a preparation method of the temperature difference type wind speed sensor, and a wind speed detecting method based on the temperature difference type wind speed sensor. The temperature difference type wind speed sensor with the structure has advantages of realizing wind speed detection for positive-direction wind, improving sensitivity of the wind speed sensor, reducing power consumption, preventing wire bonding technology and substrate through hole technology, and realizing low cost and easy industrial production.
Owner:SOUTHEAST UNIV

Thermal loss type air velocity sensor and preparation method and detection method thereof

The invention discloses a thermal loss type air velocity sensor which comprises an insulating substrate, a heating inductive coil and a radiation inductive coil, wherein the heating inductive coil is arranged on the back side of the insulating substrate, and the radiation inductive coil is arranged on the front side of the insulating substrate and is right opposite to the position of the heating inductive coil; a silicon dioxide layer is arranged on the front side of the insulating substrate, and two end terminals of the heating inductive coil are connected in the silicon dioxide thin layer so as to form a closed loop circuit. At the same time, the invention further discloses a preparation method of the thermal loss type air velocity sensor and an air velocity detection method based on the thermal loss type air velocity sensor. Front side air sensing is realized, the sensitivity of the air velocity sensor is improved, and power consumption of the air velocity sensor is reduced; the lead problem is solved by the interreaction of the inductive coils on the front side and the back side, front side wireless heating and wireless temperature measuring are realized, and the bonding wire technology and the substrate through-hole technology are avoided.
Owner:SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products